mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
- create common file common/ecc.c which include common functions for add ecc counters and remove counters. - common code will create a list of all counter which make it easier to iterate all counters. - Add chip specific file for adding ecc counters. - add linux specific file os/linux/ecc_sysfs.c to export counters to sysfs. - remove obsolete code - MISRA violation for using snprintf is not solved, tracking with jira NVGPU-859 Jira NVGPUT-115 Change-Id: I1905c43c5c9b2b131199807533dee8e63ddc12f4 Signed-off-by: Richard Zhao <rizhao@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1763536 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
182 lines
4.3 KiB
C
182 lines
4.3 KiB
C
/*
|
|
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/ecc.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gv11b/ecc_gv11b.h"
|
|
|
|
int gv11b_ecc_init(struct gk20a *g)
|
|
{
|
|
int err;
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(sm_lrf_ecc_single_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(sm_lrf_ecc_double_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_l1_tag_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_l1_tag_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_cbu_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_cbu_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_l1_data_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_l1_data_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_icache_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_TPC(
|
|
sm_icache_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
gcc_l15_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
gcc_l15_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_LTS(ecc_sec_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_LTS(ecc_ded_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_GR(fecs_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_GR(fecs_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
gpccs_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
gpccs_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
mmu_l1tlb_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_GPC(
|
|
mmu_l1tlb_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(mmu_l2tlb_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(mmu_l2tlb_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(mmu_hubtlb_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(mmu_hubtlb_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(
|
|
mmu_fillunit_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_FB(
|
|
mmu_fillunit_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PMU(pmu_ecc_uncorrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
err = NVGPU_ECC_COUNTER_INIT_PMU(pmu_ecc_corrected_err_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
done:
|
|
if (err != 0) {
|
|
nvgpu_err(g, "ecc counter allocate failed, err=%d", err);
|
|
nvgpu_ecc_free(g);
|
|
}
|
|
|
|
return err;
|
|
}
|