mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
Reorganize HAL initialization to remove inheritance and construct the gpu_ops struct at compile time. This patch only covers the regops sub-module of the gpu_ops struct. Perform HAL function assignments in hal_gxxxx.c through the population of a chip-specific copy of gpu_ops. Jira NVGPU-74 Change-Id: I7e2ccf158a8e7efa453a3326e86146660f18926f Signed-off-by: Sunny He <suhe@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1530135 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Tested-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
39 lines
1.5 KiB
C
39 lines
1.5 KiB
C
/*
|
|
*
|
|
* Tegra GP10B GPU Debugger Driver Register Ops
|
|
*
|
|
* Copyright (c) 2015-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef __REGOPS_GP10B_H_
|
|
#define __REGOPS_GP10B_H_
|
|
|
|
struct dbg_session_gk20a;
|
|
|
|
const struct regop_offset_range *gp10b_get_global_whitelist_ranges(void);
|
|
int gp10b_get_global_whitelist_ranges_count(void);
|
|
const struct regop_offset_range *gp10b_get_context_whitelist_ranges(void);
|
|
int gp10b_get_context_whitelist_ranges_count(void);
|
|
const u32 *gp10b_get_runcontrol_whitelist(void);
|
|
int gp10b_get_runcontrol_whitelist_count(void);
|
|
const struct regop_offset_range *gp10b_get_runcontrol_whitelist_ranges(void);
|
|
int gp10b_get_runcontrol_whitelist_ranges_count(void);
|
|
const u32 *gp10b_get_qctl_whitelist(void);
|
|
int gp10b_get_qctl_whitelist_count(void);
|
|
const struct regop_offset_range *gp10b_get_qctl_whitelist_ranges(void);
|
|
int gp10b_get_qctl_whitelist_ranges_count(void);
|
|
int gp10b_apply_smpc_war(struct dbg_session_gk20a *dbg_s);
|
|
|
|
#endif /* __REGOPS_GP10B_H_ */
|