mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
fb95b7efa7
- Move nvgpu_func_writel and nvgpu_func_readl to common io file. - Add func.get_full_phys_offset() hal to gk20a_gops structure. - Add tu104_func_get_full_phys_offset() for tu104. JIRA NVGPU-5363 Change-Id: I2aa13862a37f48321510882053256e16ef3f7377 Signed-off-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2383483 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
58 lines
1.9 KiB
C
58 lines
1.9 KiB
C
/*
|
|
* Copyright (c) 2018-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/types.h>
|
|
#include <nvgpu/bug.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
void nvgpu_writel_check(struct gk20a *g, u32 r, u32 v)
|
|
{
|
|
u32 read_val = 0U;
|
|
|
|
nvgpu_writel(g, r, v);
|
|
read_val = nvgpu_readl(g, r);
|
|
if (v != read_val) {
|
|
nvgpu_err(g, "r=0x%x rd=0x%x wr=0x%x (mismatch)",
|
|
r, read_val, v);
|
|
BUG_ON(1);
|
|
}
|
|
}
|
|
|
|
void nvgpu_func_writel(struct gk20a *g, u32 r, u32 v)
|
|
{
|
|
if (g->ops.func.get_full_phys_offset == NULL) {
|
|
BUG_ON(1);
|
|
}
|
|
nvgpu_writel(g,
|
|
nvgpu_safe_add_u32(r, g->ops.func.get_full_phys_offset(g)), v);
|
|
}
|
|
|
|
u32 nvgpu_func_readl(struct gk20a *g, u32 r)
|
|
{
|
|
if (g->ops.func.get_full_phys_offset == NULL) {
|
|
BUG_ON(1);
|
|
}
|
|
return nvgpu_readl(g,
|
|
nvgpu_safe_add_u32(r, g->ops.func.get_full_phys_offset(g)));
|
|
}
|