mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
700bd83b41
-Removed unwanded boardobj includes -Renamed functions as struct as per usage NVGPU-4484 Signed-off-by: rmylavarapu <rmylavarapu@nvidia.com> Change-Id: I792a4b64075d5e87f911c1073717dbe7107227a1 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2335991 Reviewed-by: automaticguardword <automaticguardword@nvidia.com> Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
158 lines
4.6 KiB
C
158 lines
4.6 KiB
C
/*
|
|
* Copyright (c) 2016-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_CLK_DOMAIN_H
|
|
#define NVGPU_CLK_DOMAIN_H
|
|
|
|
#include <nvgpu/pmu/pmuif/nvgpu_cmdif.h>
|
|
#include <common/pmu/boardobj/boardobj.h>
|
|
|
|
#define CLK_DOMAIN_BOARDOBJGRP_VERSION 0x30
|
|
#define CLK_DOMAIN_BOARDOBJGRP_VERSION_35 0x35
|
|
|
|
#define CLK_TABLE_HAL_ENTRY_GP 0x02
|
|
#define CLK_TABLE_HAL_ENTRY_GV 0x03
|
|
|
|
#define CLK_CLKMON_VFE_INDEX_INVALID 0xFF
|
|
|
|
typedef int nvgpu_clkproglink(struct gk20a *g, struct nvgpu_clk_pmupstate *pclk,
|
|
struct nvgpu_clk_domain *pdomain);
|
|
|
|
typedef int nvgpu_clkvfsearch(struct gk20a *g, struct nvgpu_clk_pmupstate *pclk,
|
|
struct nvgpu_clk_domain *pdomain, u16 *clkmhz,
|
|
u32 *voltuv, u8 rail);
|
|
|
|
typedef int nvgpu_clkgetfpoints(struct gk20a *g,
|
|
struct nvgpu_clk_pmupstate *pclk, struct nvgpu_clk_domain *pdomain,
|
|
u32 *pfpointscount, u16 *pfreqpointsinmhz, u8 rail);
|
|
|
|
struct nvgpu_clk_domain {
|
|
struct pmu_board_obj super;
|
|
u32 api_domain;
|
|
u32 part_mask;
|
|
u32 domain;
|
|
u8 perf_domain_index;
|
|
u8 perf_domain_grp_idx;
|
|
u8 ratio_domain;
|
|
u8 usage;
|
|
nvgpu_clkproglink *clkdomainclkproglink;
|
|
nvgpu_clkvfsearch *clkdomainclkvfsearch;
|
|
nvgpu_clkgetfpoints *clkdomainclkgetfpoints;
|
|
};
|
|
|
|
struct nvgpu_clk_domains {
|
|
struct boardobjgrp_e32 super;
|
|
u8 n_num_entries;
|
|
u8 version;
|
|
bool b_enforce_vf_monotonicity;
|
|
bool b_enforce_vf_smoothening;
|
|
bool b_override_o_v_o_c;
|
|
bool b_debug_mode;
|
|
u32 vbios_domains;
|
|
u16 cntr_sampling_periodms;
|
|
u16 clkmon_refwin_usec;
|
|
struct boardobjgrpmask_e32 prog_domains_mask;
|
|
struct boardobjgrpmask_e32 master_domains_mask;
|
|
struct boardobjgrpmask_e32 clkmon_domains_mask;
|
|
struct ctrl_clk_clk_delta deltas;
|
|
|
|
struct nvgpu_clk_domain
|
|
*ordered_noise_aware_list[CTRL_BOARDOBJ_MAX_BOARD_OBJECTS];
|
|
|
|
struct nvgpu_clk_domain
|
|
*ordered_noise_unaware_list[CTRL_BOARDOBJ_MAX_BOARD_OBJECTS];
|
|
};
|
|
|
|
typedef int clkgetslaveclk(struct gk20a *g, struct nvgpu_clk_pmupstate *pclk,
|
|
struct nvgpu_clk_domain *pdomain, u16 *clkmhz,
|
|
u16 masterclkmhz);
|
|
|
|
struct clk_domain_3x {
|
|
struct nvgpu_clk_domain super;
|
|
bool b_noise_aware_capable;
|
|
};
|
|
|
|
struct clk_domain_3x_fixed {
|
|
struct clk_domain_3x super;
|
|
u16 freq_mhz;
|
|
};
|
|
|
|
struct clk_domain_3x_prog {
|
|
struct clk_domain_3x super;
|
|
u8 clk_prog_idx_first;
|
|
u8 clk_prog_idx_last;
|
|
bool b_force_noise_unaware_ordering;
|
|
struct ctrl_clk_freq_delta factory_delta;
|
|
short freq_delta_min_mhz;
|
|
short freq_delta_max_mhz;
|
|
struct ctrl_clk_clk_delta deltas;
|
|
u8 noise_unaware_ordering_index;
|
|
u8 noise_aware_ordering_index;
|
|
};
|
|
|
|
struct clk_domain_35_prog {
|
|
struct clk_domain_3x_prog super;
|
|
u8 pre_volt_ordering_index;
|
|
u8 post_volt_ordering_index;
|
|
u8 clk_pos;
|
|
u8 clk_vf_curve_count;
|
|
struct ctrl_clk_domain_info_35_prog_clk_mon clkmon_info;
|
|
struct ctrl_clk_domain_control_35_prog_clk_mon clkmon_ctrl;
|
|
u32 por_volt_delta_uv[CTRL_VOLT_VOLT_RAIL_CLIENT_MAX_RAILS];
|
|
};
|
|
|
|
struct clk_domain_3x_master {
|
|
struct clk_domain_3x_prog super;
|
|
u32 slave_idxs_mask;
|
|
};
|
|
|
|
struct clk_domain_35_master {
|
|
struct clk_domain_35_prog super;
|
|
struct clk_domain_3x_master master;
|
|
struct boardobjgrpmask_e32 master_slave_domains_grp_mask;
|
|
};
|
|
|
|
struct clk_domain_3x_slave {
|
|
struct clk_domain_3x_prog super;
|
|
u8 master_idx;
|
|
clkgetslaveclk *clkdomainclkgetslaveclk;
|
|
};
|
|
|
|
struct clk_domain_30_slave {
|
|
u8 rsvd;
|
|
u8 master_idx;
|
|
clkgetslaveclk *clkdomainclkgetslaveclk;
|
|
};
|
|
|
|
struct clk_domain_35_slave {
|
|
struct clk_domain_35_prog super;
|
|
struct clk_domain_30_slave slave;
|
|
};
|
|
|
|
int clk_domain_init_pmupstate(struct gk20a *g);
|
|
void clk_domain_free_pmupstate(struct gk20a *g);
|
|
int clk_pmu_clk_domains_load(struct gk20a *g);
|
|
int clk_domain_sw_setup(struct gk20a *g);
|
|
int clk_domain_pmu_setup(struct gk20a *g);
|
|
|
|
#endif /* NVGPU_CLK_DOMAIN_H */
|