mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
a39c48e3e2
MISRA rule 14.4 doesn't allow the usage of integer types as booleans in the controlling expression of an if statement or an iteration statement. Fix violations where the integer variables err, ret, status are used as booleans in the controlling expression of if and loop statements. JIRA NVGPU-1019 Change-Id: I9e18ffc961d485225732c34d3ca561e84d182d07 Signed-off-by: Amurthyreddy <amurthyreddy@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1921370 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
47 lines
2.0 KiB
C
47 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_VOLT_PMU_H
|
|
#define NVGPU_VOLT_PMU_H
|
|
|
|
u32 volt_pmu_send_load_cmd_to_pmu(struct gk20a *g);
|
|
int volt_set_voltage(struct gk20a *g, u32 logic_voltage_uv,
|
|
u32 sram_voltage_uv);
|
|
int volt_get_voltage(struct gk20a *g, u32 volt_domain, u32 *voltage_uv);
|
|
int volt_set_noiseaware_vmin(struct gk20a *g, u32 logic_voltage_uv,
|
|
u32 sram_voltage_uv);
|
|
|
|
int nvgpu_volt_set_voltage_gp10x(struct gk20a *g, u32 logic_voltage_uv,
|
|
u32 sram_voltage_uv);
|
|
int nvgpu_volt_rail_get_voltage_gp10x(struct gk20a *g,
|
|
u8 volt_domain, u32 *pvoltage_uv);
|
|
int nvgpu_volt_send_load_cmd_to_pmu_gp10x(struct gk20a *g);
|
|
|
|
int nvgpu_volt_set_voltage_gv10x(struct gk20a *g, u32 logic_voltage_uv,
|
|
u32 sram_voltage_uv);
|
|
int nvgpu_volt_rail_get_voltage_gv10x(struct gk20a *g,
|
|
u8 volt_domain, u32 *pvoltage_uv);
|
|
int nvgpu_volt_send_load_cmd_to_pmu_gv10x(struct gk20a *g);
|
|
|
|
|
|
#endif /* NVGPU_VOLT_PMU_H */
|