mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
22341d1c3e
In addition to nonwpr_base address, allocate also the wpr_base that is configured as wpr, in order to not overlap user allocations on that area. This patch adds just the wpr region's mem_desc field available. For devices that use the wpr separately, the field is used for that alloc. Jira DNVGPU-18 Change-Id: I4a7523f2af2379ee38bdd34cb8ca2d81360dff7b Signed-off-by: Konsta Holtta <kholtta@nvidia.com> Reviewed-on: http://git-master/r/1182873 Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
52 lines
1.4 KiB
C
52 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef __ACR_H_
|
|
#define __ACR_H_
|
|
|
|
#include "gm20b/mm_gm20b.h"
|
|
#include "gm20b/acr_gm20b.h"
|
|
#include "gm206/acr_gm206.h"
|
|
#ifdef CONFIG_ARCH_TEGRA_18x_SOC
|
|
#include "acr_t18x.h"
|
|
#endif
|
|
|
|
struct acr_desc {
|
|
struct mem_desc ucode_blob;
|
|
struct mem_desc wpr_dummy;
|
|
struct bin_hdr *bl_bin_hdr;
|
|
struct hsflcn_bl_desc *pmu_hsbl_desc;
|
|
struct bin_hdr *hsbin_hdr;
|
|
struct acr_fw_header *fw_hdr;
|
|
u32 pmu_args;
|
|
const struct firmware *acr_fw;
|
|
union{
|
|
struct flcn_acr_desc *acr_dmem_desc;
|
|
#ifdef CONFIG_ARCH_TEGRA_18x_SOC
|
|
struct flcn_acr_desc_v1 *acr_dmem_desc_v1;
|
|
#endif
|
|
};
|
|
struct mem_desc acr_ucode;
|
|
const struct firmware *hsbl_fw;
|
|
struct mem_desc hsbl_ucode;
|
|
union {
|
|
struct flcn_bl_dmem_desc bl_dmem_desc;
|
|
struct flcn_bl_dmem_desc_v1 bl_dmem_desc_v1;
|
|
};
|
|
const struct firmware *pmu_fw;
|
|
const struct firmware *pmu_desc;
|
|
u32 capabilities;
|
|
};
|
|
|
|
#endif /*__ACR_H_*/
|