mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
22ac82a075
This reverts commit35f0cf0efeas it caused lp0 suspend/resume failure. Bug 1886110 Change-Id: Ib62207650344180361b6529f716f77b84528cd56 Signed-off-by: Rajkumar Kasirajan <rkasirajan@nvidia.com> Reviewed-on: http://git-master/r/1317986 (cherry picked from commite4a131a98d) Reviewed-on: http://git-master/r/1320905 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
127 lines
4.1 KiB
C
127 lines
4.1 KiB
C
/*
|
|
* GK20A priv ring
|
|
*
|
|
* Copyright (c) 2011-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <linux/delay.h> /* for mdelay */
|
|
|
|
#include "gk20a.h"
|
|
|
|
#include <nvgpu/hw/gk20a/hw_mc_gk20a.h>
|
|
#include <nvgpu/hw/gk20a/hw_pri_ringmaster_gk20a.h>
|
|
#include <nvgpu/hw/gk20a/hw_pri_ringstation_sys_gk20a.h>
|
|
#include <nvgpu/hw/gk20a/hw_pri_ringstation_gpc_gk20a.h>
|
|
|
|
void gk20a_enable_priv_ring(struct gk20a *g)
|
|
{
|
|
struct gk20a_platform *platform = dev_get_drvdata(g->dev);
|
|
|
|
if (platform->is_fmodel)
|
|
return;
|
|
|
|
if (g->ops.clock_gating.slcg_priring_load_gating_prod)
|
|
g->ops.clock_gating.slcg_priring_load_gating_prod(g,
|
|
g->slcg_enabled);
|
|
|
|
gk20a_writel(g,pri_ringmaster_command_r(),
|
|
0x4);
|
|
|
|
gk20a_writel(g, pri_ringstation_sys_decode_config_r(),
|
|
0x2);
|
|
|
|
gk20a_readl(g, pri_ringstation_sys_decode_config_r());
|
|
|
|
}
|
|
|
|
static void gk20a_reset_priv_ring(struct gk20a *g)
|
|
{
|
|
u32 val;
|
|
|
|
gk20a_reset(g, mc_enable_priv_ring_enabled_f());
|
|
|
|
val = gk20a_readl(g, pri_ringstation_sys_decode_config_r());
|
|
val = set_field(val,
|
|
pri_ringstation_sys_decode_config_ring_m(),
|
|
pri_ringstation_sys_decode_config_ring_drop_on_ring_not_started_f());
|
|
gk20a_writel(g, pri_ringstation_sys_decode_config_r(), val);
|
|
|
|
gk20a_writel(g, pri_ringmaster_global_ctl_r(),
|
|
pri_ringmaster_global_ctl_ring_reset_asserted_f());
|
|
udelay(20);
|
|
gk20a_writel(g, pri_ringmaster_global_ctl_r(),
|
|
pri_ringmaster_global_ctl_ring_reset_deasserted_f());
|
|
|
|
gk20a_enable_priv_ring(g);
|
|
}
|
|
|
|
void gk20a_priv_ring_isr(struct gk20a *g)
|
|
{
|
|
u32 status0, status1;
|
|
u32 cmd;
|
|
s32 retry = 100;
|
|
u32 gpc;
|
|
u32 gpc_stride = nvgpu_get_litter_value(g, GPU_LIT_GPC_STRIDE);
|
|
struct gk20a_platform *platform = dev_get_drvdata(g->dev);
|
|
|
|
if (platform->is_fmodel)
|
|
return;
|
|
|
|
status0 = gk20a_readl(g, pri_ringmaster_intr_status0_r());
|
|
status1 = gk20a_readl(g, pri_ringmaster_intr_status1_r());
|
|
|
|
gk20a_dbg(gpu_dbg_intr, "ringmaster intr status0: 0x%08x,"
|
|
"status1: 0x%08x", status0, status1);
|
|
|
|
if (pri_ringmaster_intr_status0_ring_start_conn_fault_v(status0) != 0 ||
|
|
pri_ringmaster_intr_status0_disconnect_fault_v(status0) != 0 ||
|
|
pri_ringmaster_intr_status0_overflow_fault_v(status0) != 0) {
|
|
gk20a_reset_priv_ring(g);
|
|
}
|
|
|
|
if (pri_ringmaster_intr_status0_gbl_write_error_sys_v(status0) != 0) {
|
|
gk20a_dbg(gpu_dbg_intr, "SYS write error. ADR %08x WRDAT %08x INFO %08x, CODE %08x",
|
|
gk20a_readl(g, pri_ringstation_sys_priv_error_adr_r()),
|
|
gk20a_readl(g, pri_ringstation_sys_priv_error_wrdat_r()),
|
|
gk20a_readl(g, pri_ringstation_sys_priv_error_info_r()),
|
|
gk20a_readl(g, pri_ringstation_sys_priv_error_code_r()));
|
|
}
|
|
|
|
for (gpc = 0; gpc < g->gr.gpc_count; gpc++) {
|
|
if (status1 & BIT(gpc)) {
|
|
gk20a_dbg(gpu_dbg_intr, "GPC%u write error. ADR %08x WRDAT %08x INFO %08x, CODE %08x", gpc,
|
|
gk20a_readl(g, pri_ringstation_gpc_gpc0_priv_error_adr_r() + gpc * gpc_stride),
|
|
gk20a_readl(g, pri_ringstation_gpc_gpc0_priv_error_wrdat_r() + gpc * gpc_stride),
|
|
gk20a_readl(g, pri_ringstation_gpc_gpc0_priv_error_info_r() + gpc * gpc_stride),
|
|
gk20a_readl(g, pri_ringstation_gpc_gpc0_priv_error_code_r() + gpc * gpc_stride));
|
|
}
|
|
}
|
|
|
|
cmd = gk20a_readl(g, pri_ringmaster_command_r());
|
|
cmd = set_field(cmd, pri_ringmaster_command_cmd_m(),
|
|
pri_ringmaster_command_cmd_ack_interrupt_f());
|
|
gk20a_writel(g, pri_ringmaster_command_r(), cmd);
|
|
|
|
do {
|
|
cmd = pri_ringmaster_command_cmd_v(
|
|
gk20a_readl(g, pri_ringmaster_command_r()));
|
|
usleep_range(20, 40);
|
|
} while (cmd != pri_ringmaster_command_cmd_no_cmd_v() && --retry);
|
|
|
|
if (retry <= 0)
|
|
gk20a_warn(dev_from_gk20a(g),
|
|
"priv ringmaster cmd ack too many retries");
|
|
}
|