mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
639ca4edfb
- This is deferring the dev_nodes creation after power_on to select the MIG config and to create the dev_nodes as per the selected MIG config. - The patch is adding a device node to issue power on. The nodes are: for igpu :/dev/nvgpu/igpu0/power for dgpu:/dev/nvgpu/dgpu-0001:01:00.0/power To issue power on : echo "1" > /dev/nvgpu/igpu0/power echo "1" > /dev/nvgpu/dgpu-0001:01:00.0/power JIRA NVGPU-6633 Change-Id: Ic4f1f3e42724cc788dcfaf0e881d188fd3bd1ce1 Signed-off-by: dt <dt@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2512647 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
71 lines
1.8 KiB
C
71 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2017-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
#ifndef __NVGPU_IOCTL_H__
|
|
#define __NVGPU_IOCTL_H__
|
|
|
|
#include <linux/cdev.h>
|
|
|
|
#include <nvgpu/types.h>
|
|
#include <nvgpu/list.h>
|
|
|
|
struct device;
|
|
struct class;
|
|
|
|
struct nvgpu_cdev {
|
|
struct cdev cdev;
|
|
struct device *node;
|
|
struct class *class;
|
|
struct nvgpu_list_node list_entry;
|
|
};
|
|
|
|
static inline struct nvgpu_cdev *
|
|
nvgpu_cdev_from_list_entry(struct nvgpu_list_node *node)
|
|
{
|
|
return (struct nvgpu_cdev *)
|
|
((uintptr_t)node - offsetof(struct nvgpu_cdev, list_entry));
|
|
};
|
|
|
|
struct nvgpu_cdev_class_priv_data {
|
|
char class_name[64];
|
|
u32 local_instance_id;
|
|
u32 major_instance_id;
|
|
u32 minor_instance_id;
|
|
bool pci;
|
|
};
|
|
|
|
struct nvgpu_class {
|
|
struct class *class;
|
|
struct nvgpu_list_node list_entry;
|
|
|
|
struct nvgpu_cdev_class_priv_data *priv_data;
|
|
|
|
enum nvgpu_mig_gpu_instance_type instance_type;
|
|
bool power_node;
|
|
};
|
|
|
|
static inline struct nvgpu_class *
|
|
nvgpu_class_from_list_entry(struct nvgpu_list_node *node)
|
|
{
|
|
return (struct nvgpu_class *)
|
|
((uintptr_t)node - offsetof(struct nvgpu_class, list_entry));
|
|
};
|
|
|
|
int gk20a_user_init(struct device *dev);
|
|
int gk20a_power_node_init(struct device *dev);
|
|
void gk20a_user_deinit(struct device *dev);
|
|
|
|
struct gk20a *nvgpu_get_gk20a_from_cdev(struct nvgpu_cdev *cdev);
|
|
u32 nvgpu_get_gpu_instance_id_from_cdev(struct gk20a *g, struct nvgpu_cdev *cdev);
|
|
|
|
#endif
|