mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 09:12:24 +03:00
64e22ee54b
rl_eng_id is used to construct ram_fc_target_w. VF creates inst_block and ramfc on client side. Jira GVSCI-15769 Change-Id: Id641e644e829bfaf6a3bb0bb758c142f0a514db3 Signed-off-by: Richard Zhao <rizhao@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2863431 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
72 lines
2.5 KiB
C
72 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2020-2023, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/kmem.h>
|
|
#include <nvgpu/device.h>
|
|
#include <nvgpu/engines.h>
|
|
|
|
#include <nvgpu/vgpu/vgpu.h>
|
|
|
|
#include "top_vgpu.h"
|
|
|
|
/*
|
|
* Similar to how the real HW version works, just read a device out of the vGPU
|
|
* device list one at a time. The core device management code will manage the
|
|
* actual device lists for us.
|
|
*/
|
|
struct nvgpu_device *vgpu_top_parse_next_dev(struct gk20a *g, u32 *token)
|
|
{
|
|
struct vgpu_priv_data *priv = vgpu_get_priv_data(g);
|
|
struct tegra_vgpu_engines_info *engines = &priv->constants.engines_info;
|
|
struct nvgpu_device *dev;
|
|
|
|
/*
|
|
* Check to see if we are done parsing engines.
|
|
*/
|
|
if (*token >= engines->num_engines) {
|
|
return NULL;
|
|
}
|
|
|
|
dev = nvgpu_kzalloc(g, sizeof(*dev));
|
|
if (!dev) {
|
|
return NULL;
|
|
}
|
|
|
|
/*
|
|
* Copy the engine data into the device and return it to our caller.
|
|
*/
|
|
dev->type = engines->info[*token].engine_enum;
|
|
dev->engine_id = engines->info[*token].engine_id;
|
|
dev->intr_id = nvgpu_ffs(engines->info[*token].intr_mask) - 1;
|
|
dev->reset_id = nvgpu_ffs(engines->info[*token].reset_mask) - 1;
|
|
dev->runlist_id = engines->info[*token].runlist_id;
|
|
dev->rleng_id = engines->info[*token].rleng_id;
|
|
dev->pbdma_id = engines->info[*token].pbdma_id;
|
|
dev->inst_id = engines->info[*token].inst_id;
|
|
dev->pri_base = engines->info[*token].pri_base;
|
|
dev->fault_id = engines->info[*token].fault_id;
|
|
|
|
(*token)++;
|
|
|
|
return dev;
|
|
}
|