mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
Whitelist 2 MISRA Rule 17.2 violations in MM that were approved as deviations in TID-278. These two violations are for recursive functions that handle page table descriptors in the GMMU page table. Both cases are tightly controlled recursion by limiting the recursion depth to the number of possible page table levels in the hardware. For current hardware that is a maximum recursion depth of 5 which is easily an acceptable depth and should cause no stack issues. JIRA NVGPU-3489 JIRA NVGPU-3492 JIRA TID-278 Change-Id: I5b801ff77f66bb8698f1d6adcd41ebbad3f86f92 Signed-off-by: Philip Elcan <pelcan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2230077 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>