mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-25 02:52:51 +03:00
4faeea63aa
Created class unit under hal and moved all valid class check related functionality to this unit. Moved all class defs from gr to a new header include/nvgpu/class.h. Moved following hals from gr to newly created class unit: bool (*is_valid_class)(struct gk20a *g, u32 class_num); --> bool (*is_valid)(u32 class_num); bool (*is_valid_gfx_class)(struct gk20a *g, u32 class_num); --> bool (*is_valid_gfx)(u32 class_num); bool (*is_valid_compute_class)(struct gk20a *g, u32 class_num); --> bool (*is_valid_compute)(u32 class_num); JIRA NVGPU-3109 Change-Id: I01123e9b984613d4bddb2d8cf23d63410e212408 Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2095542 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
56 lines
2.0 KiB
C
56 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_CLASS_H
|
|
#define NVGPU_CLASS_H
|
|
|
|
#define FERMI_TWOD_A 0x902DU
|
|
#define KEPLER_INLINE_TO_MEMORY_A 0xA040U
|
|
#define KEPLER_DMA_COPY_A 0xA0B5U
|
|
|
|
#define MAXWELL_B 0xB197U
|
|
#define MAXWELL_COMPUTE_B 0xB1C0U
|
|
#define KEPLER_INLINE_TO_MEMORY_B 0xA140U
|
|
#define MAXWELL_DMA_COPY_A 0xB0B5U
|
|
#define MAXWELL_CHANNEL_GPFIFO_A 0xB06FU
|
|
|
|
#define PASCAL_CHANNEL_GPFIFO_A 0xC06FU
|
|
#define PASCAL_A 0xC097U
|
|
#define PASCAL_COMPUTE_A 0xC0C0U
|
|
#define PASCAL_DMA_COPY_A 0xC0B5U
|
|
#define PASCAL_DMA_COPY_B 0xC1B5U
|
|
|
|
#define PASCAL_B 0xC197U
|
|
#define PASCAL_COMPUTE_B 0xC1C0U
|
|
|
|
#define VOLTA_CHANNEL_GPFIFO_A 0xC36FU
|
|
#define VOLTA_A 0xC397U
|
|
#define VOLTA_COMPUTE_A 0xC3C0U
|
|
#define VOLTA_DMA_COPY_A 0xC3B5U
|
|
|
|
#define TURING_CHANNEL_GPFIFO_A 0xC46FU
|
|
#define TURING_A 0xC597U
|
|
#define TURING_COMPUTE_A 0xC5C0U
|
|
#define TURING_DMA_COPY_A 0xC5B5U
|
|
|
|
#endif /* NVGPU_CLASS_H */
|