mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
087d4d3df4
Changes added to support "rmmod nvgpu" in dgpu simulation after gpu poweron. nvgpu_engine-wait_for_idle got stuck in busy mode for nvdec and nvec engines in simulation as simulation doesnt support timeout. These engines are not valid engines in nvgpu engine list. Add nvgpu_engine_check_valid_id before checking engine status. Simulation crash on accessing 0xb81604 top interrupt register. Add func_priv_cpu_intr_top__size_1_v() function to get the supported size than using default MAX_INTR_TOP_REGS. nvlink is not supprted in dgpu simulation. Avoid warning for -ENODEV return. Avoid register read following gpu power off completion. Bug 2498574 Change-Id: I9f9f1cf1ac4620242bda1d2cc0f29f51f81a6711 Signed-off-by: vinodg <vinodg@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2179930 Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
99 lines
2.5 KiB
C
99 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
#include <linux/highmem.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <nvgpu/log.h>
|
|
#include <nvgpu/linux/vm.h>
|
|
#include <nvgpu/bitops.h>
|
|
#include <nvgpu/nvgpu_mem.h>
|
|
#include <nvgpu/dma.h>
|
|
#include <nvgpu/hw_sim_pci.h>
|
|
#include <nvgpu/sim.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/soc.h>
|
|
|
|
#include "os_linux.h"
|
|
#include "module.h"
|
|
|
|
static bool _nvgpu_pci_is_simulation(struct gk20a *g, u32 sim_base)
|
|
{
|
|
u32 cfg;
|
|
bool is_simulation = false;
|
|
|
|
if (nvgpu_platform_is_silicon(g)) {
|
|
return is_simulation;
|
|
}
|
|
|
|
cfg = nvgpu_readl(g, sim_base + sim_config_r());
|
|
|
|
if ((sim_config_simulation_v(cfg) == sim_config_simulation_fmodel_v())
|
|
|| (sim_config_mode_v(cfg) == sim_config_mode_enabled_v())) {
|
|
is_simulation = true;
|
|
}
|
|
|
|
return is_simulation;
|
|
}
|
|
|
|
void nvgpu_remove_sim_support_linux_pci(struct gk20a *g)
|
|
{
|
|
struct sim_nvgpu_linux *sim_linux;
|
|
|
|
if (!nvgpu_is_enabled(g, NVGPU_IS_FMODEL)) {
|
|
return;
|
|
}
|
|
|
|
if (!g->sim) {
|
|
nvgpu_warn(g, "sim_gk20a not allocated");
|
|
return;
|
|
}
|
|
sim_linux = container_of(g->sim, struct sim_nvgpu_linux, sim);
|
|
|
|
if (sim_linux->regs) {
|
|
sim_writel(g->sim, sim_config_r(), sim_config_mode_disabled_v());
|
|
sim_linux->regs = NULL;
|
|
}
|
|
nvgpu_kfree(g, sim_linux);
|
|
g->sim = NULL;
|
|
}
|
|
|
|
int nvgpu_init_sim_support_linux_pci(struct gk20a *g)
|
|
{
|
|
struct nvgpu_os_linux *l = nvgpu_os_linux_from_gk20a(g);
|
|
struct sim_nvgpu_linux *sim_linux;
|
|
int err = -ENOMEM;
|
|
bool is_simulation;
|
|
|
|
is_simulation = _nvgpu_pci_is_simulation(g, sim_r());
|
|
nvgpu_set_enabled(g, NVGPU_IS_FMODEL, is_simulation);
|
|
|
|
if (!is_simulation)
|
|
return 0;
|
|
|
|
sim_linux = nvgpu_kzalloc(g, sizeof(*sim_linux));
|
|
if (!sim_linux)
|
|
return err;
|
|
g->sim = &sim_linux->sim;
|
|
g->sim->g = g;
|
|
sim_linux->regs = l->regs + sim_r();
|
|
sim_linux->remove_support_linux = nvgpu_remove_sim_support_linux_pci;
|
|
|
|
return 0;
|
|
}
|