Files
linux-nvgpu/drivers/gpu/nvgpu/hal/fifo/channel_gk20a_fusa.c
Richard Zhao c8d6a91de6 gpu: nvgpu: update .channel.enable/disable to use runlist_id and chid
Moving to use IDs rather than struct makes it reusable on server side.

Jira GVSCI-15770

Change-Id: Ibd94ab8c9f0492bd6d20243525905d637eb8de66
Signed-off-by: Richard Zhao <rizhao@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2863438
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
2023-03-13 04:56:04 -07:00

112 lines
3.6 KiB
C

/*
* Copyright (c) 2011-2023, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <nvgpu/channel.h>
#include <nvgpu/log.h>
#include <nvgpu/atomic.h>
#include <nvgpu/io.h>
#include <nvgpu/barrier.h>
#include <nvgpu/bug.h>
#include <nvgpu/gk20a.h>
#include <nvgpu/string.h>
#include "hal/fifo/pbdma_gm20b.h"
#include "channel_gk20a.h"
#include <nvgpu/hw/gk20a/hw_ccsr_gk20a.h>
void gk20a_channel_enable(struct gk20a *g, u32 runlist_id, u32 chid)
{
(void)runlist_id;
nvgpu_writel(g, ccsr_channel_r(chid),
gk20a_readl(g, ccsr_channel_r(chid)) |
ccsr_channel_enable_set_true_f());
}
void gk20a_channel_disable(struct gk20a *g, u32 runlist_id, u32 chid)
{
(void)runlist_id;
nvgpu_writel(g, ccsr_channel_r(chid),
gk20a_readl(g,
ccsr_channel_r(chid)) |
ccsr_channel_enable_clr_true_f());
}
/* ccsr_channel_status_v is four bits long */
static const char * const ccsr_chan_status_str[] = {
"idle",
"pending",
"pending_ctx_reload",
"pending_acquire",
"pending_acq_ctx_reload",
"on_pbdma",
"on_pbdma_and_eng",
"on_eng",
"on_eng_pending_acquire",
"on_eng_pending",
"on_pbdma_ctx_reload",
"on_pbdma_and_eng_ctx_reload",
"on_eng_ctx_reload",
"on_eng_pending_ctx_reload",
"on_eng_pending_acq_ctx_reload",
"N/A",
};
void gk20a_channel_read_state(struct gk20a *g, u32 runlist_id, u32 chid,
struct nvgpu_channel_hw_state *state)
{
u32 reg = nvgpu_readl(g, ccsr_channel_r(chid));
u32 status_v = ccsr_channel_status_v(reg);
(void)runlist_id;
state->next = ccsr_channel_next_v(reg) == ccsr_channel_next_true_v();
state->enabled = ccsr_channel_enable_v(reg) ==
ccsr_channel_enable_in_use_v();
state->ctx_reload =
(status_v ==
ccsr_channel_status_pending_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_pending_acq_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_on_pbdma_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_on_pbdma_and_eng_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_on_eng_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_on_eng_pending_ctx_reload_v()) ||
(status_v ==
ccsr_channel_status_on_eng_pending_acq_ctx_reload_v());
state->busy = ccsr_channel_busy_v(reg) == ccsr_channel_busy_true_v();
state->pending_acquire =
(status_v == ccsr_channel_status_pending_acquire_v()) ||
(status_v == ccsr_channel_status_on_eng_pending_acquire_v());
/* Copy at the most NVGPU_CHANNEL_STATUS_STRING_LENGTH characters */
(void) strncpy(state->status_string, ccsr_chan_status_str[status_v],
NVGPU_CHANNEL_STATUS_STRING_LENGTH - 1U);
state->status_string[NVGPU_CHANNEL_STATUS_STRING_LENGTH - 1U] = '\0';
}