mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-25 11:04:51 +03:00
40064ef1ec
ECC counter structures are freed without removing the node from the stats_list. This can lead to invalid access due to dangling pointers. Update the ecc counter free logic to set them to NULL upon free, to remove them from stats_list and free them by validation. Also updated some of the ecc init paths where error was not propa- gated to callers and full ecc counters deallocation was not done. Now, calling unit ecc_free from any context (with counters alloc- ated or not) is harmless as requisite checks are in place. bug 3326612 bug 3345977 Change-Id: I05eb6ed226cff9197ad37776912da9dcb7e0716d Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2565264 Tested-by: Ashish Mhetre <amhetre@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: svc_kernel_abi <svc_kernel_abi@nvidia.com> Reviewed-by: Konsta Holtta <kholtta@nvidia.com> Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
97 lines
2.7 KiB
C
97 lines
2.7 KiB
C
/*
|
|
* GV11B LTC
|
|
*
|
|
* Copyright (c) 2016-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/nvgpu_err.h>
|
|
#include <nvgpu/static_analysis.h>
|
|
#include <nvgpu/mc.h>
|
|
|
|
#include "ltc_gv11b.h"
|
|
|
|
#include <nvgpu/hw/gv11b/hw_ltc_gv11b.h>
|
|
|
|
#include <nvgpu/utils.h>
|
|
|
|
/*
|
|
* Sets the ZBC stencil for the passed index.
|
|
*/
|
|
|
|
void gv11b_ltc_init_fs_state(struct gk20a *g)
|
|
{
|
|
u32 reg;
|
|
u32 line_size = 512U;
|
|
|
|
nvgpu_log_info(g, "initialize gv11b l2");
|
|
|
|
g->ltc->max_ltc_count = g->ops.top.get_num_ltcs(g);
|
|
g->ltc->ltc_count = g->ops.priv_ring.enum_ltc(g);
|
|
nvgpu_log_info(g, "%u ltcs out of %u", g->ltc->ltc_count,
|
|
g->ltc->max_ltc_count);
|
|
|
|
reg = nvgpu_readl(g, ltc_ltcs_ltss_cbc_param_r());
|
|
g->ltc->slices_per_ltc = ltc_ltcs_ltss_cbc_param_slices_per_ltc_v(reg);;
|
|
g->ltc->cacheline_size =
|
|
line_size << ltc_ltcs_ltss_cbc_param_cache_line_size_v(reg);
|
|
}
|
|
|
|
int gv11b_lts_ecc_init(struct gk20a *g)
|
|
{
|
|
int err = 0;
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_LTS(ecc_sec_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
err = NVGPU_ECC_COUNTER_INIT_PER_LTS(ecc_ded_count);
|
|
if (err != 0) {
|
|
goto done;
|
|
}
|
|
|
|
done:
|
|
if (err != 0) {
|
|
nvgpu_err(g, "ecc counter allocate failed, err=%d", err);
|
|
nvgpu_ltc_ecc_free(g);
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
/*
|
|
* Sets the ZBC stencil for the passed index.
|
|
*/
|
|
void gv11b_ltc_set_zbc_stencil_entry(struct gk20a *g,
|
|
u32 stencil_depth,
|
|
u32 index)
|
|
{
|
|
nvgpu_writel(g, ltc_ltcs_ltss_dstg_zbc_index_r(),
|
|
ltc_ltcs_ltss_dstg_zbc_index_address_f(index));
|
|
|
|
nvgpu_writel(g, ltc_ltcs_ltss_dstg_zbc_stencil_clear_value_r(),
|
|
stencil_depth);
|
|
}
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|