mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
3e43f92f21
Mass copy ga10b & ga100 sources from nvgpu-next repo. TOP COMMIT-ID: 98f530e6924c844a1bf46816933a7fe015f3cce1 Jira NVGPU-4771 Change-Id: Ibf7102e9208133f8ef3bd3a98381138d5396d831 Signed-off-by: Sagar Kadamati <skadamati@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2524817 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: svc_kernel_abi <svc_kernel_abi@nvidia.com> Reviewed-by: Debarshi Dutta <ddutta@nvidia.com> Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com> Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
69 lines
2.9 KiB
C
69 lines
2.9 KiB
C
/*
|
|
* Copyright (c) 2020-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GA10B_PERF
|
|
#define NVGPU_GA10B_PERF
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
struct nvgpu_mem;
|
|
|
|
bool ga10b_perf_get_membuf_overflow_status(struct gk20a *g);
|
|
u32 ga10b_perf_get_membuf_pending_bytes(struct gk20a *g);
|
|
void ga10b_perf_set_membuf_handled_bytes(struct gk20a *g,
|
|
u32 entries, u32 entry_size);
|
|
|
|
void ga10b_perf_membuf_reset_streaming(struct gk20a *g);
|
|
|
|
void ga10b_perf_enable_membuf(struct gk20a *g, u32 size, u64 buf_addr);
|
|
void ga10b_perf_disable_membuf(struct gk20a *g);
|
|
void ga10b_perf_bind_mem_bytes_buffer_addr(struct gk20a *g, u64 buf_addr);
|
|
|
|
void ga10b_perf_init_inst_block(struct gk20a *g, struct nvgpu_mem *inst_block);
|
|
void ga10b_perf_deinit_inst_block(struct gk20a *g);
|
|
|
|
u32 ga10b_perf_get_pmmsys_per_chiplet_offset(void);
|
|
u32 ga10b_perf_get_pmmgpc_per_chiplet_offset(void);
|
|
u32 ga10b_perf_get_pmmfbp_per_chiplet_offset(void);
|
|
|
|
const u32 *ga10b_perf_get_hwpm_sys_perfmon_regs(u32 *count);
|
|
const u32 *ga10b_perf_get_hwpm_gpc_perfmon_regs(u32 *count);
|
|
const u32 *ga10b_perf_get_hwpm_fbp_perfmon_regs(u32 *count);
|
|
|
|
void ga10b_perf_get_num_hwpm_perfmon(struct gk20a *g, u32 *num_sys_perfmon,
|
|
u32 *num_fbp_perfmon, u32 *num_gpc_perfmon);
|
|
void ga10b_perf_init_hwpm_pmm_register(struct gk20a *g);
|
|
void ga10b_perf_disable_all_perfmons(struct gk20a *g);
|
|
void ga10b_perf_pma_stream_enable(struct gk20a *g, bool enable);
|
|
int ga10b_perf_wait_for_idle_pma(struct gk20a *g);
|
|
int ga10b_perf_update_get_put(struct gk20a *g, u64 bytes_consumed,
|
|
bool update_available_bytes, u64 *put_ptr, bool *overflowed);
|
|
void ga10b_perf_enable_hs_streaming(struct gk20a *g, bool enable);
|
|
void ga10b_perf_reset_hs_streaming_credits(struct gk20a *g);
|
|
void ga10b_perf_enable_pmasys_legacy_mode(struct gk20a *g, bool enable);
|
|
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
#endif
|