mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
84ddb23633
Moving to use IDs rather than struct makes it reusable on server side. Jira GVSCI-15770 Change-Id: Id4e815e9cf78a43156449d0e77e8e331fc906725 Signed-off-by: Richard Zhao <rizhao@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2863439 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
39 lines
1.5 KiB
C
39 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2014-2023, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef FIFO_CHANNEL_GM20B_H
|
|
#define FIFO_CHANNEL_GM20B_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct nvgpu_channel;
|
|
struct gk20a;
|
|
|
|
void gm20b_channel_bind(struct nvgpu_channel *c);
|
|
void gm20b_channel_force_ctx_reload(struct gk20a *g, u32 runlist_id, u32 chid);
|
|
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
u32 gm20b_channel_count(struct gk20a *g);
|
|
#endif
|
|
|
|
#endif /* FIFO_CHANNEL_GM20B_H */
|