mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
76f766d6ac
-Document all structure fields defined in gk20a.h. -Add few missing documentation for gk20a struct. -Add return value for the public APIs of common.nvgpu unit. Jira NVGPU-6252 Change-Id: I6726d83f6d1a4db5f24c0d94093b2c00263d220a Signed-off-by: shashank singh <shashsingh@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2459287 (cherry picked from commit 9f6f1eddee9ac39918fca345917490e2063bc01e) Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2466601 Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
97 lines
3.8 KiB
C
97 lines
3.8 KiB
C
/*
|
|
* Copyright (c) 2020-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef NVGPU_GOPS_CLK_H
|
|
#define NVGPU_GOPS_CLK_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
struct namemap_cfg;
|
|
struct clk_gk20a;
|
|
|
|
/**
|
|
* @brief clk gops.
|
|
*
|
|
* The structure contains function pointers to getting clock max rate. The
|
|
* details of these callbacks are described in the assigned function to these
|
|
* func pointers.
|
|
*/
|
|
struct gops_clk {
|
|
/** @cond DOXYGEN_SHOULD_SKIP_THIS */
|
|
int (*init_debugfs)(struct gk20a *g);
|
|
int (*init_clk_support)(struct gk20a *g);
|
|
void (*suspend_clk_support)(struct gk20a *g);
|
|
u32 (*get_crystal_clk_hz)(struct gk20a *g);
|
|
int (*clk_domain_get_f_points)(struct gk20a *g,
|
|
u32 clkapidomain, u32 *pfpointscount,
|
|
u16 *pfreqpointsinmhz);
|
|
int (*clk_get_round_rate)(struct gk20a *g, u32 api_domain,
|
|
unsigned long rate_target, unsigned long *rounded_rate);
|
|
int (*get_clk_range)(struct gk20a *g, u32 api_domain,
|
|
u16 *min_mhz, u16 *max_mhz);
|
|
unsigned long (*measure_freq)(struct gk20a *g, u32 api_domain);
|
|
u32 (*get_rate_cntr)(struct gk20a *g, struct namemap_cfg *c);
|
|
u32 (*get_cntr_xbarclk_source)(struct gk20a *g);
|
|
u32 (*get_cntr_sysclk_source)(struct gk20a *g);
|
|
unsigned long (*get_rate)(struct gk20a *g, u32 api_domain);
|
|
int (*set_rate)(struct gk20a *g, u32 api_domain, unsigned long rate);
|
|
unsigned long (*get_fmax_at_vmin_safe)(struct gk20a *g);
|
|
u32 (*get_ref_clock_rate)(struct gk20a *g);
|
|
int (*predict_mv_at_hz_cur_tfloor)(struct clk_gk20a *clk,
|
|
unsigned long rate);
|
|
/** @endcond */
|
|
/** Get max rate of gpu clock. */
|
|
unsigned long (*get_maxrate)(struct gk20a *g, u32 api_domain);
|
|
/** @cond DOXYGEN_SHOULD_SKIP_THIS */
|
|
int (*prepare_enable)(struct clk_gk20a *clk);
|
|
void (*disable_unprepare)(struct clk_gk20a *clk);
|
|
int (*get_voltage)(struct clk_gk20a *clk, u64 *val);
|
|
int (*get_gpcclk_clock_counter)(struct clk_gk20a *clk, u64 *val);
|
|
int (*pll_reg_write)(struct gk20a *g, u32 reg, u32 val);
|
|
int (*get_pll_debug_data)(struct gk20a *g,
|
|
struct nvgpu_clk_pll_debug_data *d);
|
|
int (*mclk_init)(struct gk20a *g);
|
|
void (*mclk_deinit)(struct gk20a *g);
|
|
int (*mclk_change)(struct gk20a *g, u16 val);
|
|
void (*get_change_seq_time)(struct gk20a *g, s64 *change_time);
|
|
void (*change_host_clk_source)(struct gk20a *g);
|
|
u32 (*clk_mon_init_domains)(struct gk20a *g);
|
|
bool split_rail_support;
|
|
bool support_pmgr_domain;
|
|
bool support_lpwr_pg;
|
|
int (*perf_pmu_vfe_load)(struct gk20a *g);
|
|
bool support_vf_point;
|
|
u8 lut_num_entries;
|
|
/** @endcond */
|
|
};
|
|
|
|
struct gops_clk_mon {
|
|
int (*clk_mon_alloc_memory)(struct gk20a *g);
|
|
bool (*clk_mon_check_master_fault_status)(struct gk20a *g);
|
|
int (*clk_mon_check_status)(struct gk20a *g,
|
|
u32 domain_mask);
|
|
bool (*clk_mon_check_clk_good)(struct gk20a *g);
|
|
bool (*clk_mon_check_pll_lock)(struct gk20a *g);
|
|
};
|
|
|
|
#endif /* NVGPU_GOPS_CLK_H */
|