mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
df4d5f3c57
Also update the config check in pci_power.c for definitions of stubs for pcie_attach|detach_controller callbacks. Bug 200658918 Bug 200609273 Change-Id: Ie3f3b4de4cbcd520e54a3eb0590699c1a433e82d Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2414959 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
146 lines
3.5 KiB
C
146 lines
3.5 KiB
C
/*
|
|
* NVIDIA GPU HAL interface.
|
|
*
|
|
* Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/log.h>
|
|
#include <nvgpu/hal_init.h>
|
|
#include <nvgpu/mc.h>
|
|
#include <nvgpu/soc.h>
|
|
#include <nvgpu/static_analysis.h>
|
|
|
|
#include "hal_gm20b.h"
|
|
#include "hal_gp10b.h"
|
|
#include "hal_gv11b.h"
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
#include "hal_tu104.h"
|
|
#endif
|
|
|
|
#if defined(CONFIG_NVGPU_HAL_NON_FUSA) && defined(CONFIG_NVGPU_NEXT)
|
|
#include "nvgpu_next_gpuid.h"
|
|
#endif
|
|
|
|
#include "hal/mc/mc_gm20b.h"
|
|
|
|
int nvgpu_init_hal(struct gk20a *g)
|
|
{
|
|
int err = 0;
|
|
u32 ver = nvgpu_safe_add_u32(g->params.gpu_arch, g->params.gpu_impl);
|
|
|
|
switch (ver) {
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
case GK20A_GPUID_GM20B:
|
|
nvgpu_log_info(g, "gm20b detected");
|
|
if (gm20b_init_hal(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
case GK20A_GPUID_GM20B_B:
|
|
nvgpu_log_info(g, "gm20b detected");
|
|
if (gm20b_init_hal(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
case NVGPU_GPUID_GP10B:
|
|
if (gp10b_init_hal(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
#if defined(CONFIG_NVGPU_NEXT)
|
|
case NVGPU_NEXT_GPUID:
|
|
if (NVGPU_NEXT_INIT_HAL(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
#endif
|
|
#endif
|
|
|
|
case NVGPU_GPUID_GV11B:
|
|
if (gv11b_init_hal(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
|
|
#if defined(CONFIG_NVGPU_DGPU) && defined(CONFIG_NVGPU_HAL_NON_FUSA)
|
|
case NVGPU_GPUID_TU104:
|
|
if (tu104_init_hal(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
#if defined(CONFIG_NVGPU_NEXT) && defined(CONFIG_NVGPU_DGPU)
|
|
case NVGPU_NEXT_DGPU_GPUID:
|
|
if (NVGPU_NEXT_DGPU_INIT_HAL(g) != 0) {
|
|
return -ENODEV;
|
|
}
|
|
break;
|
|
#endif
|
|
|
|
#endif
|
|
default:
|
|
nvgpu_err(g, "no support for %x", ver);
|
|
err = -ENODEV;
|
|
break;
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
|
|
int nvgpu_detect_chip(struct gk20a *g)
|
|
{
|
|
struct nvgpu_gpu_params *p = &g->params;
|
|
u32 boot_0;
|
|
int err;
|
|
|
|
if (p->gpu_arch != 0U) {
|
|
return 0;
|
|
}
|
|
|
|
boot_0 = gm20b_get_chip_details(g, &p->gpu_arch,
|
|
&p->gpu_impl, &p->gpu_rev);
|
|
if (boot_0 == U32_MAX) {
|
|
nvgpu_err(g, "get_chip_details failure!");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (nvgpu_safe_add_u32(p->gpu_arch, p->gpu_impl) ==
|
|
(u32)NVGPU_GPUID_GV11B) {
|
|
/* overwrite gpu revison for A02 */
|
|
if (!nvgpu_is_soc_t194_a01(g)) {
|
|
p->gpu_rev = 0xa2;
|
|
}
|
|
}
|
|
nvgpu_log_info(g, "arch: %x, impl: %x, rev: %x\n",
|
|
g->params.gpu_arch,
|
|
g->params.gpu_impl,
|
|
g->params.gpu_rev);
|
|
|
|
err = nvgpu_init_hal(g);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "nvgpu_init_hal failure!");
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|