mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
700bd83b41
-Removed unwanded boardobj includes -Renamed functions as struct as per usage NVGPU-4484 Signed-off-by: rmylavarapu <rmylavarapu@nvidia.com> Change-Id: I792a4b64075d5e87f911c1073717dbe7107227a1 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2335991 Reviewed-by: automaticguardword <automaticguardword@nvidia.com> Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
55 lines
1.8 KiB
C
55 lines
1.8 KiB
C
/*
|
|
* general p state infrastructure
|
|
*
|
|
* Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_PERF_PSTATE_H
|
|
#define NVGPU_PERF_PSTATE_H
|
|
|
|
#define CTRL_PERF_PSTATE_TYPE_35 0x04U
|
|
|
|
struct pstate_clk_info_list {
|
|
u32 num_info;
|
|
struct nvgpu_pmu_perf_pstate_clk_info clksetinfo[CLK_SET_INFO_MAX_SIZE];
|
|
};
|
|
|
|
struct pstates {
|
|
struct boardobjgrp_e32 super;
|
|
u8 num_clk_domains;
|
|
};
|
|
|
|
struct pstate {
|
|
struct pmu_board_obj super;
|
|
u32 num;
|
|
u8 lpwr_entry_idx;
|
|
u32 flags;
|
|
u8 pcie_idx;
|
|
u8 nvlink_idx;
|
|
struct pstate_clk_info_list clklist;
|
|
};
|
|
|
|
int perf_pstate_sw_setup(struct gk20a *g);
|
|
int perf_pstate_pmu_setup(struct gk20a *g);
|
|
int perf_pstate_get_table_entry_idx(struct gk20a *g, u32 num);
|
|
|
|
#endif /* NVGPU_PERF_PSTATE_H */
|