mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
Reorganize HAL initialization to remove inheritance and construct the gpu_ops struct at compile time. This patch only covers the fb sub-module of the gpu_ops struct. Perform HAL function assignments in hal_gxxxx.c through the population of a chip-specific copy of gpu_ops. Jira NVGPU-74 Change-Id: I593d00ffccc40a3721e792ef7ca259583852eb28 Signed-off-by: Sunny He <suhe@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1537746 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
43 lines
1.2 KiB
C
43 lines
1.2 KiB
C
/*
|
|
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gp10b/fb_gp10b.h"
|
|
|
|
#include "fb_gp106.h"
|
|
|
|
#include <nvgpu/hw/gp106/hw_fb_gp106.h>
|
|
|
|
#define HW_SCRUB_TIMEOUT_DEFAULT 100 /* usec */
|
|
#define HW_SCRUB_TIMEOUT_MAX 2000000 /* usec */
|
|
|
|
void gp106_fb_reset(struct gk20a *g)
|
|
{
|
|
u32 val;
|
|
|
|
int retries = HW_SCRUB_TIMEOUT_MAX / HW_SCRUB_TIMEOUT_DEFAULT;
|
|
/* wait for memory to be accessible */
|
|
do {
|
|
u32 w = gk20a_readl(g, fb_niso_scrub_status_r());
|
|
if (fb_niso_scrub_status_flag_v(w)) {
|
|
gk20a_dbg_fn("done");
|
|
break;
|
|
}
|
|
nvgpu_udelay(HW_SCRUB_TIMEOUT_DEFAULT);
|
|
} while (--retries);
|
|
|
|
val = gk20a_readl(g, fb_mmu_priv_level_mask_r());
|
|
val &= ~fb_mmu_priv_level_mask_write_violation_m();
|
|
gk20a_writel(g, fb_mmu_priv_level_mask_r(), val);
|
|
}
|