mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
7f8226887c
This is a big cleanup of return types across a number of modules in the nvgpu driver. Many functions were returning u32 but using negative return codes. This is a MISRA 10.3 violation by assigning signed values to a u32. JIRA NVGPU-647 Change-Id: I59ee66706321f5b5b1a07ed8c24b81583e9ba28c Signed-off-by: Philip Elcan <pelcan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1810743 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
59 lines
1.7 KiB
C
59 lines
1.7 KiB
C
/*
|
|
* general thermal device structures & definitions
|
|
*
|
|
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef _THRMDEV_H_
|
|
#define _THRMDEV_H_
|
|
|
|
#include "boardobj/boardobj.h"
|
|
#include "boardobj/boardobjgrp.h"
|
|
|
|
struct therm_devices {
|
|
struct boardobjgrp_e32 super;
|
|
};
|
|
|
|
struct therm_device {
|
|
struct boardobj super;
|
|
};
|
|
|
|
struct therm_device_gpu_sci {
|
|
struct therm_device super;
|
|
};
|
|
|
|
struct therm_device_gpu_gpc_tsosc {
|
|
struct therm_device super;
|
|
u8 gpc_tsosc_idx;
|
|
};
|
|
|
|
struct therm_device_hbm2_site {
|
|
struct therm_device super;
|
|
u8 site_idx;
|
|
};
|
|
|
|
struct therm_device_hbm2_combined {
|
|
struct therm_device super;
|
|
};
|
|
|
|
int therm_device_sw_setup(struct gk20a *g);
|
|
|
|
#endif
|