mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
1f9f28df8c
In gm20b_channel_bind an nvgpu_smp_wmb() was used presumably to prevent MMIO writes from being re-ordered after the memory write to 'ch->bound'. If that was to happen, then unbind routine could observe the channel as bound and issue concurrent MMIO writes to unbind the channel. Assuming, the barrier was to prevent such race, it should have been an nvgpu_wmb(), since nvgpu_smp_wmb() is for inner shareable domain only. However, the race possibility between unbind called from close path and bind from ALLOC_GPFIFO should be ruled out because close will wait for any active devctl/ioctl to finish before proceeding. The race possibility between unbind called from suspend_all_serviceable_ch path and bind from ALLOC_GPFIFO should be ruled out because ALLOC_GPFIFO has power refcount at the start of devctl/ioctl and suspend_all_serviceable_ch is called from prepare_poweroff path which ensure that power refcount is 0. Removed nvgpu_smp_wmb(). Jira NVGPU-4927 Change-Id: Ic4f072df364926c10be84e42b83394c13fc97fdc Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2298959 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: Shashank Singh <shashsingh@nvidia.com> Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
69 lines
2.4 KiB
C
69 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/channel.h>
|
|
#include <nvgpu/log.h>
|
|
#include <nvgpu/atomic.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/barrier.h>
|
|
#include <nvgpu/mm.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "channel_gm20b.h"
|
|
|
|
#include <nvgpu/hw/gm20b/hw_ccsr_gm20b.h>
|
|
#include <nvgpu/hw/gm20b/hw_ram_gm20b.h>
|
|
|
|
void gm20b_channel_bind(struct nvgpu_channel *c)
|
|
{
|
|
struct gk20a *g = c->g;
|
|
|
|
u32 inst_ptr = nvgpu_inst_block_ptr(g, &c->inst_block);
|
|
|
|
nvgpu_log_info(g, "bind channel %d inst ptr 0x%08x",
|
|
c->chid, inst_ptr);
|
|
|
|
nvgpu_writel(g, ccsr_channel_inst_r(c->chid),
|
|
ccsr_channel_inst_ptr_f(inst_ptr) |
|
|
nvgpu_aperture_mask(g, &c->inst_block,
|
|
ccsr_channel_inst_target_sys_mem_ncoh_f(),
|
|
ccsr_channel_inst_target_sys_mem_coh_f(),
|
|
ccsr_channel_inst_target_vid_mem_f()) |
|
|
ccsr_channel_inst_bind_true_f());
|
|
|
|
nvgpu_writel(g, ccsr_channel_r(c->chid),
|
|
(nvgpu_readl(g, ccsr_channel_r(c->chid)) &
|
|
~ccsr_channel_enable_set_f(~U32(0U))) |
|
|
ccsr_channel_enable_set_true_f());
|
|
|
|
nvgpu_atomic_set(&c->bound, 1);
|
|
}
|
|
|
|
void gm20b_channel_force_ctx_reload(struct nvgpu_channel *ch)
|
|
{
|
|
struct gk20a *g = ch->g;
|
|
u32 reg = nvgpu_readl(g, ccsr_channel_r(ch->chid));
|
|
|
|
nvgpu_writel(g, ccsr_channel_r(ch->chid),
|
|
reg | ccsr_channel_force_ctx_reload_true_f());
|
|
}
|