mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
71 lines
2.3 KiB
C
71 lines
2.3 KiB
C
/*
|
|
* general clock structures & definitions
|
|
*
|
|
* Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_CHANGE_SEQ_H
|
|
#define NVGPU_CHANGE_SEQ_H
|
|
|
|
#include "ucode_perf_change_seq_inf.h"
|
|
|
|
#define SEQ_SCRIPT_CURR 0x0U
|
|
#define SEQ_SCRIPT_LAST 0x1U
|
|
#define SEQ_SCRIPT_QUERY 0x2U
|
|
|
|
struct change_seq_pmu_script {
|
|
struct perf_change_seq_pmu_script buf;
|
|
u32 super_surface_offset;
|
|
};
|
|
|
|
struct change_seq {
|
|
u8 version;
|
|
bool b_enabled_pmu_support;
|
|
u32 thread_seq_id_last;
|
|
u64 thread_carry_over_timens;
|
|
struct ctrl_perf_change_seq_change last_pstate_values;
|
|
struct boardobjgrpmask_e32 clk_domains_exclusion_mask;
|
|
struct boardobjgrpmask_e32 clk_domains_inclusion_mask;
|
|
u32 client_lock_mask;
|
|
};
|
|
|
|
struct change_seq_pmu {
|
|
struct change_seq super;
|
|
bool b_lock;
|
|
bool b_vf_point_check_ignore;
|
|
u32 cpu_adverised_step_id_mask;
|
|
u32 cpu_step_id_mask;
|
|
u32 event_mask_pending;
|
|
u32 event_mask_received;
|
|
u32 last_completed_change_Seq_id;
|
|
struct change_seq_pmu_script script_curr;
|
|
struct change_seq_pmu_script script_last;
|
|
struct change_seq_pmu_script script_query;
|
|
u32 change_state;
|
|
s64 start_time;
|
|
s64 stop_time;
|
|
};
|
|
|
|
int perf_change_seq_sw_setup(struct gk20a *g);
|
|
int perf_change_seq_pmu_setup(struct gk20a *g);
|
|
|
|
#endif /* NVGPU_CHANGE_SEQ_H */
|