mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
Required for t19x ce isr handling JIRA GPUT19X-46 JIRA GPUT19X-12 Change-Id: I18558d633012205f7e0920da65c8d9e89aab906d Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: https://git-master/r/1510290 GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
28 lines
908 B
C
28 lines
908 B
C
/*
|
|
* Pascal GPU series Copy Engine.
|
|
*
|
|
* Copyright (c) 2011-2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program.
|
|
*/
|
|
#ifndef __CE_GP10B_H__
|
|
#define __CE_GP10B_H__
|
|
|
|
#include "gk20a/channel_gk20a.h"
|
|
#include "gk20a/tsg_gk20a.h"
|
|
|
|
void gp10b_init_ce(struct gpu_ops *gops);
|
|
void gp10b_ce_isr(struct gk20a *g, u32 inst_id, u32 pri_base);
|
|
|
|
#endif /*__CE2_GP10B_H__*/
|