mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
22e1608e72
This patch extends the CPU-GPU query interface to also support CPU UNIX-based timestamps. Bug 4059666 Change-Id: Iecb937df38d3913559499fed1027a7157ad8d151 Signed-off-by: Martin Radev <mradev@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2973572 Reviewed-by: Sagar Kamble <skamble@nvidia.com> Reviewed-by: Ankur Kishore <ankkishore@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
113 lines
3.1 KiB
C
113 lines
3.1 KiB
C
/*
|
|
* Copyright (c) 2017-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/ptimer.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#ifdef CONFIG_NVGPU_IOCTL_NON_FUSA
|
|
#include <nvgpu/timers.h>
|
|
#include <nvgpu/nvgpu_init.h>
|
|
#include <nvgpu/power_features/cg.h>
|
|
#include <nvgpu/ptimer.h>
|
|
#endif
|
|
|
|
static u32 ptimer_scalingfactor10x(u32 ptimer_src_freq)
|
|
{
|
|
return nvgpu_safe_cast_u64_to_u32((U64(PTIMER_REF_FREQ_HZ) * U64(10))
|
|
/ U64(ptimer_src_freq));
|
|
}
|
|
|
|
int nvgpu_ptimer_scale(struct gk20a *g, u32 timeout, u32 *scaled_timeout)
|
|
{
|
|
u32 scale10x;
|
|
|
|
/* Validate the input parameters */
|
|
if (scaled_timeout == NULL) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (timeout > U32_MAX / 10U) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Calculate the scaling factor */
|
|
if (g->ptimer_src_freq == 0U) {
|
|
return -EINVAL;
|
|
}
|
|
scale10x = ptimer_scalingfactor10x(g->ptimer_src_freq);
|
|
if (scale10x == 0U) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Scale the timeout value */
|
|
if (((timeout * 10U) % scale10x) >= (scale10x / 2U)) {
|
|
*scaled_timeout = ((timeout * 10U) / scale10x) + 1U;
|
|
} else {
|
|
*scaled_timeout = (timeout * 10U) / scale10x;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_NVGPU_IOCTL_NON_FUSA
|
|
int nvgpu_ptimer_init(struct gk20a *g)
|
|
{
|
|
#if defined(CONFIG_NVGPU_NON_FUSA)
|
|
nvgpu_cg_slcg_timer_load_enable(g);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int nvgpu_get_timestamps_zipper(struct gk20a *g,
|
|
enum nvgpu_cpu_timestamp_source cpu_timestamp_source,
|
|
u32 count,
|
|
struct nvgpu_cpu_time_correlation_sample *samples)
|
|
{
|
|
int err = 0;
|
|
unsigned int i = 0;
|
|
|
|
if (gk20a_busy(g) != 0) {
|
|
nvgpu_err(g, "GPU not powered on\n");
|
|
err = -EINVAL;
|
|
return err;
|
|
}
|
|
|
|
for (i = 0; i < count; i++) {
|
|
err = g->ops.ptimer.read_ptimer(g, &samples[i].gpu_timestamp);
|
|
if (err != 0) {
|
|
goto idle;
|
|
}
|
|
|
|
/* The cpu timestamp is already validated when handling ioctl/devctls */
|
|
if (cpu_timestamp_source == NVGPU_CPU_TIMESTAMP_SOURCE_TSC) {
|
|
samples[i].cpu_timestamp = nvgpu_hr_timestamp();
|
|
} else if (cpu_timestamp_source == NVGPU_CPU_TIMESTAMP_SOURCE_UNIX) {
|
|
samples[i].cpu_timestamp = nvgpu_current_unix_time_us();
|
|
}
|
|
}
|
|
|
|
idle:
|
|
gk20a_idle(g);
|
|
return err;
|
|
}
|
|
#endif
|