Files
linux-nvgpu/drivers/gpu/nvgpu/os/posix/posix-dma.c
Adeel Raza 800d96865d gpu: nvgpu: posix: MISRA rule 15.6 fixes
MISRA rule 15.6 requires that all if/else/loop blocks should be enclosed
by brackets. This patch adds brackets to single line if/else/loop blocks
in the POSIX code.

JIRA NVGPU-775

Change-Id: Idafd5a5068c23b850ad1b0b083550a75b35588c1
Signed-off-by: Adeel Raza <araza@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2011739
Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com>
Reviewed-by: Scott Long <scottl@nvidia.com>
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2019-02-05 19:23:58 -08:00

112 lines
3.0 KiB
C

/*
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <stdlib.h>
#include <nvgpu/mm.h>
#include <nvgpu/vm.h>
#include <nvgpu/bug.h>
#include <nvgpu/dma.h>
#include <nvgpu/gmmu.h>
#include <nvgpu/nvgpu_mem.h>
#include <nvgpu/enabled.h>
#include <nvgpu/posix/posix-fault-injection.h>
#include "os_posix.h"
_Thread_local struct nvgpu_posix_fault_inj dma_fi = {
.enabled = false,
.counter = 0U,
};
struct nvgpu_posix_fault_inj *nvgpu_dma_alloc_get_fault_injection(void)
{
return &dma_fi;
}
/*
* In userspace vidmem vs sysmem is just a difference in what is placed in the
* aperture field.
*/
static int __nvgpu_do_dma_alloc(struct gk20a *g, unsigned long flags,
size_t size, struct nvgpu_mem *mem,
enum nvgpu_aperture ap)
{
void *memory;
if (nvgpu_posix_fault_injection_handle_call(&dma_fi)) {
return -ENOMEM;
}
memory = malloc(PAGE_ALIGN(size));
if (memory == NULL) {
return -ENOMEM;
}
mem->cpu_va = memory;
mem->aperture = ap;
mem->size = size;
mem->aligned_size = PAGE_ALIGN(size);
mem->gpu_va = 0ULL;
mem->skip_wmb = true;
mem->vidmem_alloc = NULL;
mem->allocator = NULL;
return 0;
}
bool nvgpu_iommuable(struct gk20a *g)
{
struct nvgpu_os_posix *p = nvgpu_os_posix_from_gk20a(g);
return p->mm_is_iommuable;
}
int nvgpu_dma_alloc_flags_sys(struct gk20a *g, unsigned long flags,
size_t size, struct nvgpu_mem *mem)
{
/* note: fault injection handled in common function */
return __nvgpu_do_dma_alloc(g, flags, size, mem, APERTURE_SYSMEM);
}
int nvgpu_dma_alloc_flags_vid_at(struct gk20a *g, unsigned long flags,
size_t size, struct nvgpu_mem *mem, u64 at)
{
BUG();
return 0;
}
void nvgpu_dma_free_sys(struct gk20a *g, struct nvgpu_mem *mem)
{
if (!(mem->mem_flags & NVGPU_MEM_FLAG_SHADOW_COPY)) {
free(mem->cpu_va);
}
(void) memset(mem, 0, sizeof(*mem));
}
void nvgpu_dma_free_vid(struct gk20a *g, struct nvgpu_mem *mem)
{
BUG();
}