mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
Basic units like fifo, rc are having dependency on gr_falcon. Avoided outside gr units dependency on gr_falcon by moving following functions to gr: int nvgpu_gr_falcon_disable_ctxsw(struct gk20a *g, struct nvgpu_gr_falcon *falcon); -> int nvgpu_gr_disable_ctxsw(struct gk20a *g); int nvgpu_gr_falcon_enable_ctxsw(struct gk20a *g, struct nvgpu_gr_falcon *falcon); -> int nvgpu_gr_enable_ctxsw(struct gk20a *g); int nvgpu_gr_falcon_halt_pipe(struct gk20a *g); -> int nvgpu_gr_halt_pipe(struct gk20a *g); HALs also moved accordingly and updated code to reflect this. Also moved following data back to gr from gr_falcon: struct nvgpu_mutex ctxsw_disable_mutex; int ctxsw_disable_count; JIRA NVGPU-3168 Change-Id: I2bdd4a646b6f87df4c835638fc83c061acf4051e Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2100009 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
45 lines
1.8 KiB
C
45 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GR_H
|
|
#define NVGPU_GR_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
int nvgpu_gr_prepare_sw(struct gk20a *g);
|
|
int nvgpu_gr_enable_hw(struct gk20a *g);
|
|
int nvgpu_gr_reset(struct gk20a *g);
|
|
int nvgpu_gr_init_support(struct gk20a *g);
|
|
u32 nvgpu_gr_gpc_offset(struct gk20a *g, u32 gpc);
|
|
u32 nvgpu_gr_tpc_offset(struct gk20a *g, u32 tpc);
|
|
int nvgpu_gr_suspend(struct gk20a *g);
|
|
void nvgpu_gr_flush_channel_tlb(struct gk20a *g);
|
|
void nvgpu_gr_wait_initialized(struct gk20a *g);
|
|
void nvgpu_gr_init(struct gk20a *g);
|
|
int nvgpu_gr_alloc(struct gk20a *g);
|
|
void nvgpu_gr_free(struct gk20a *g);
|
|
int nvgpu_gr_disable_ctxsw(struct gk20a *g);
|
|
int nvgpu_gr_enable_ctxsw(struct gk20a *g);
|
|
int nvgpu_gr_halt_pipe(struct gk20a *g);
|
|
|
|
#endif /* NVGPU_GR_H */
|