mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
6c8be7cfe2
Change path corresponding to gk20a.h to <nvgpu/gk20a.h> corresponding to files in the following directories. gk20a/ vgpu/ gv100/ tu104/ common/bus/ common/fb/ common/ltc/ common/mc/ common/perf/ Jira NVGPU-597 Change-Id: I7b4f5e5ea3d13a4d1810c5db35fbc26fe5da443e Signed-off-by: Debarshi Dutta <ddutta@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1846826 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
110 lines
3.5 KiB
C
110 lines
3.5 KiB
C
/*
|
|
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/mm.h>
|
|
#include <nvgpu/bug.h>
|
|
#include <nvgpu/unit.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "perf_gv11b.h"
|
|
|
|
#include <nvgpu/hw/gv11b/hw_perf_gv11b.h>
|
|
|
|
bool gv11b_perf_get_membuf_overflow_status(struct gk20a *g)
|
|
{
|
|
const u32 st = perf_pmasys_control_membuf_status_overflowed_f();
|
|
return st == (nvgpu_readl(g, perf_pmasys_control_r()) & st);
|
|
}
|
|
|
|
u32 gv11b_perf_get_membuf_pending_bytes(struct gk20a *g)
|
|
{
|
|
return nvgpu_readl(g, perf_pmasys_mem_bytes_r());
|
|
}
|
|
|
|
void gv11b_perf_set_membuf_handled_bytes(struct gk20a *g,
|
|
u32 entries, u32 entry_size)
|
|
{
|
|
if (entries > 0U) {
|
|
nvgpu_writel(g, perf_pmasys_mem_bump_r(), entries * entry_size);
|
|
}
|
|
}
|
|
|
|
void gv11b_perf_membuf_reset_streaming(struct gk20a *g)
|
|
{
|
|
u32 engine_status;
|
|
u32 num_unread_bytes;
|
|
|
|
g->ops.mc.reset(g, g->ops.mc.reset_mask(g, NVGPU_UNIT_PERFMON));
|
|
|
|
engine_status = nvgpu_readl(g, perf_pmasys_enginestatus_r());
|
|
WARN_ON(0U ==
|
|
(engine_status & perf_pmasys_enginestatus_rbufempty_empty_f()));
|
|
|
|
nvgpu_writel(g, perf_pmasys_control_r(),
|
|
perf_pmasys_control_membuf_clear_status_doit_f());
|
|
|
|
num_unread_bytes = nvgpu_readl(g, perf_pmasys_mem_bytes_r());
|
|
if (num_unread_bytes != 0U) {
|
|
nvgpu_writel(g, perf_pmasys_mem_bump_r(), num_unread_bytes);
|
|
}
|
|
}
|
|
|
|
void gv11b_perf_enable_membuf(struct gk20a *g, u32 size,
|
|
u64 buf_addr, struct nvgpu_mem *inst_block)
|
|
{
|
|
u32 addr_lo;
|
|
u32 addr_hi;
|
|
u32 inst_block_addr;
|
|
|
|
addr_lo = u64_lo32(buf_addr);
|
|
addr_hi = u64_hi32(buf_addr);
|
|
|
|
nvgpu_writel(g, perf_pmasys_outbase_r(), addr_lo);
|
|
nvgpu_writel(g, perf_pmasys_outbaseupper_r(),
|
|
perf_pmasys_outbaseupper_ptr_f(addr_hi));
|
|
nvgpu_writel(g, perf_pmasys_outsize_r(), size);
|
|
|
|
inst_block_addr = nvgpu_inst_block_addr(g, inst_block) >> 12;
|
|
|
|
nvgpu_writel(g, perf_pmasys_mem_block_r(),
|
|
perf_pmasys_mem_block_base_f(inst_block_addr) |
|
|
perf_pmasys_mem_block_valid_true_f() |
|
|
nvgpu_aperture_mask(g, inst_block,
|
|
perf_pmasys_mem_block_target_sys_ncoh_f(),
|
|
perf_pmasys_mem_block_target_sys_coh_f(),
|
|
perf_pmasys_mem_block_target_lfb_f()));
|
|
}
|
|
|
|
void gv11b_perf_disable_membuf(struct gk20a *g)
|
|
{
|
|
nvgpu_writel(g, perf_pmasys_outbase_r(), 0);
|
|
nvgpu_writel(g, perf_pmasys_outbaseupper_r(),
|
|
perf_pmasys_outbaseupper_ptr_f(0));
|
|
nvgpu_writel(g, perf_pmasys_outsize_r(), 0);
|
|
|
|
nvgpu_writel(g, perf_pmasys_mem_block_r(),
|
|
perf_pmasys_mem_block_base_f(0) |
|
|
perf_pmasys_mem_block_valid_false_f() |
|
|
perf_pmasys_mem_block_target_f(0));
|
|
}
|