mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
fdc15553bc
g->ops.gr.alloc_gr_ctx HAL right now allocates graphics context and also initializes preemption mode for various platforms Separate out a new HAL g->ops.gr.init_ctxsw_preemption_mode that initializes preemption mode and call it from gk20a_alloc_obj_ctx() after context is created g->ops.gr.alloc_gr_ctx now only allocates the context as the name suggests Jira NVGPU-1527 Change-Id: I8a44672d5ab2ebfe315e6334115265e4ee4f24f0 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1972254 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
125 lines
5.6 KiB
C
125 lines
5.6 KiB
C
/*
|
|
* GM20B GPC MMU
|
|
*
|
|
* Copyright (c) 2014-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GM20B_GR_GM20B_H
|
|
#define NVGPU_GM20B_GR_GM20B_H
|
|
|
|
struct gk20a;
|
|
struct nvgpu_warpstate;
|
|
|
|
#define MAXWELL_B 0xB197U
|
|
#define MAXWELL_COMPUTE_B 0xB1C0U
|
|
#define KEPLER_INLINE_TO_MEMORY_B 0xA140U
|
|
#define MAXWELL_DMA_COPY_A 0xB0B5U
|
|
#define MAXWELL_CHANNEL_GPFIFO_A 0xB06FU
|
|
|
|
#define NVB197_SET_ALPHA_CIRCULAR_BUFFER_SIZE 0x02dc
|
|
#define NVB197_SET_CIRCULAR_BUFFER_SIZE 0x1280
|
|
#define NVB197_SET_SHADER_EXCEPTIONS 0x1528
|
|
#define NVB197_SET_RD_COALESCE 0x102c
|
|
#define NVB1C0_SET_SHADER_EXCEPTIONS 0x1528
|
|
#define NVB1C0_SET_RD_COALESCE 0x0228
|
|
|
|
#define NVA297_SET_SHADER_EXCEPTIONS_ENABLE_FALSE U32(0)
|
|
|
|
void gr_gm20b_commit_global_attrib_cb(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *ch_ctx,
|
|
u64 addr, bool patch);
|
|
int gr_gm20b_init_fs_state(struct gk20a *g);
|
|
int gm20b_gr_tpc_disable_override(struct gk20a *g, u32 mask);
|
|
void gr_gm20b_set_rd_coalesce(struct gk20a *g, u32 data);
|
|
void gm20a_gr_disable_rd_coalesce(struct gk20a *g);
|
|
void gr_gm20b_init_gpc_mmu(struct gk20a *g);
|
|
void gr_gm20b_bundle_cb_defaults(struct gk20a *g);
|
|
void gr_gm20b_cb_size_default(struct gk20a *g);
|
|
u32 gr_gm20b_calc_global_ctx_buffer_size(struct gk20a *g);
|
|
void gr_gm20b_commit_global_bundle_cb(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *ch_ctx,
|
|
u64 addr, u64 size, bool patch);
|
|
int gr_gm20b_commit_global_cb_manager(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *gr_ctx, bool patch);
|
|
void gr_gm20b_commit_global_pagepool(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *ch_ctx,
|
|
u64 addr, u32 size, bool patch);
|
|
int gr_gm20b_handle_sw_method(struct gk20a *g, u32 addr,
|
|
u32 class_num, u32 offset, u32 data);
|
|
void gr_gm20b_set_alpha_circular_buffer_size(struct gk20a *g, u32 data);
|
|
void gr_gm20b_set_circular_buffer_size(struct gk20a *g, u32 data);
|
|
void gr_gm20b_set_hww_esr_report_mask(struct gk20a *g);
|
|
bool gr_gm20b_is_valid_class(struct gk20a *g, u32 class_num);
|
|
bool gr_gm20b_is_valid_gfx_class(struct gk20a *g, u32 class_num);
|
|
bool gr_gm20b_is_valid_compute_class(struct gk20a *g, u32 class_num);
|
|
void gr_gm20b_init_sm_dsm_reg_info(void);
|
|
void gr_gm20b_get_sm_dsm_perf_regs(struct gk20a *g,
|
|
u32 *num_sm_dsm_perf_regs,
|
|
u32 **sm_dsm_perf_regs,
|
|
u32 *perf_register_stride);
|
|
void gr_gm20b_get_sm_dsm_perf_ctrl_regs(struct gk20a *g,
|
|
u32 *num_sm_dsm_perf_ctrl_regs,
|
|
u32 **sm_dsm_perf_ctrl_regs,
|
|
u32 *ctrl_register_stride);
|
|
u32 gr_gm20b_get_gpc_tpc_mask(struct gk20a *g, u32 gpc_index);
|
|
void gr_gm20b_set_gpc_tpc_mask(struct gk20a *g, u32 gpc_index);
|
|
u32 gr_gm20b_get_gpc_mask(struct gk20a *g);
|
|
void gr_gm20b_load_tpc_mask(struct gk20a *g);
|
|
void gr_gm20b_program_sm_id_numbering(struct gk20a *g,
|
|
u32 gpc, u32 tpc, u32 smid);
|
|
int gr_gm20b_load_smid_config(struct gk20a *g);
|
|
int gr_gm20b_load_ctxsw_ucode_segments(struct gk20a *g, u64 addr_base,
|
|
struct gk20a_ctxsw_ucode_segments *segments, u32 reg_offset);
|
|
bool gr_gm20b_is_tpc_addr(struct gk20a *g, u32 addr);
|
|
u32 gr_gm20b_get_tpc_num(struct gk20a *g, u32 addr);
|
|
int gr_gm20b_load_ctxsw_ucode(struct gk20a *g);
|
|
void gr_gm20b_detect_sm_arch(struct gk20a *g);
|
|
u32 gr_gm20b_pagepool_default_size(struct gk20a *g);
|
|
int gr_gm20b_init_ctxsw_preemption_mode(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *gr_ctx, struct vm_gk20a *vm,
|
|
u32 class, u32 flags);
|
|
void gr_gm20b_update_ctxsw_preemption_mode(struct gk20a *g,
|
|
struct nvgpu_gr_ctx *gr_ctx, struct nvgpu_mem *ctxheader);
|
|
int gr_gm20b_dump_gr_status_regs(struct gk20a *g,
|
|
struct gk20a_debug_output *o);
|
|
int gr_gm20b_update_pc_sampling(struct channel_gk20a *c,
|
|
bool enable);
|
|
u32 gr_gm20b_get_fbp_en_mask(struct gk20a *g);
|
|
u32 gr_gm20b_get_max_ltc_per_fbp(struct gk20a *g);
|
|
u32 gr_gm20b_get_max_lts_per_ltc(struct gk20a *g);
|
|
u32 *gr_gm20b_rop_l2_en_mask(struct gk20a *g);
|
|
u32 gr_gm20b_get_max_fbps_count(struct gk20a *g);
|
|
void gr_gm20b_init_cyclestats(struct gk20a *g);
|
|
void gr_gm20b_bpt_reg_info(struct gk20a *g, struct nvgpu_warpstate *w_state);
|
|
void gr_gm20b_get_access_map(struct gk20a *g,
|
|
u32 **whitelist, int *num_entries);
|
|
int gm20b_gr_record_sm_error_state(struct gk20a *g, u32 gpc,
|
|
u32 tpc, u32 sm, struct channel_gk20a *fault_ch);
|
|
int gm20b_gr_clear_sm_error_state(struct gk20a *g,
|
|
struct channel_gk20a *ch, u32 sm_id);
|
|
int gr_gm20b_get_preemption_mode_flags(struct gk20a *g,
|
|
struct nvgpu_preemption_modes_rec *preemption_modes_rec);
|
|
void gm20b_gr_clear_sm_hww(struct gk20a *g, u32 gpc, u32 tpc, u32 sm,
|
|
u32 global_esr);
|
|
u32 gr_gm20b_get_pmm_per_chiplet_offset(void);
|
|
void gm20b_gr_set_debug_mode(struct gk20a *g, bool enable);
|
|
#endif /* NVGPU_GM20B_GR_GM20B_H */
|