mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
d65a93b80c
bug 200080684 keeping it disabled by default also trimming the code by removing redundant variable to check recovery. pmu quick wait now checks only for irqs which are serviced by kernel. requests pmu to bit bang gpccs ucode. Change-Id: I12ef23d6d59b507e86a129b69eab65b21d0438c6 Signed-off-by: Vijayakumar <vsubbu@nvidia.com> Reviewed-on: http://git-master/r/729622 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
147 lines
4.0 KiB
C
147 lines
4.0 KiB
C
/*
|
|
* GM20B Graphics
|
|
*
|
|
* Copyright (c) 2014-2015, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
|
|
#include "ltc_gm20b.h"
|
|
#include "ce2_gm20b.h"
|
|
#include "gr_gm20b.h"
|
|
#include "ltc_gm20b.h"
|
|
#include "fb_gm20b.h"
|
|
#include "gm20b_gating_reglist.h"
|
|
#include "fifo_gm20b.h"
|
|
#include "gr_ctx_gm20b.h"
|
|
#include "mm_gm20b.h"
|
|
#include "pmu_gm20b.h"
|
|
#include "clk_gm20b.h"
|
|
#include "mc_gm20b.h"
|
|
#include <linux/tegra-fuse.h>
|
|
#include "regops_gm20b.h"
|
|
#include "debug_gm20b.h"
|
|
|
|
#define FUSE_OPT_PRIV_SEC_DIS_0 0x264
|
|
#define PRIV_SECURITY_DISABLE 0x01
|
|
|
|
static struct gpu_ops gm20b_ops = {
|
|
.clock_gating = {
|
|
.slcg_bus_load_gating_prod =
|
|
gm20b_slcg_bus_load_gating_prod,
|
|
.slcg_ce2_load_gating_prod =
|
|
gm20b_slcg_ce2_load_gating_prod,
|
|
.slcg_chiplet_load_gating_prod =
|
|
gm20b_slcg_chiplet_load_gating_prod,
|
|
.slcg_ctxsw_firmware_load_gating_prod =
|
|
gm20b_slcg_ctxsw_firmware_load_gating_prod,
|
|
.slcg_fb_load_gating_prod =
|
|
gm20b_slcg_fb_load_gating_prod,
|
|
.slcg_fifo_load_gating_prod =
|
|
gm20b_slcg_fifo_load_gating_prod,
|
|
.slcg_gr_load_gating_prod =
|
|
gr_gm20b_slcg_gr_load_gating_prod,
|
|
.slcg_ltc_load_gating_prod =
|
|
ltc_gm20b_slcg_ltc_load_gating_prod,
|
|
.slcg_perf_load_gating_prod =
|
|
gm20b_slcg_perf_load_gating_prod,
|
|
.slcg_priring_load_gating_prod =
|
|
gm20b_slcg_priring_load_gating_prod,
|
|
.slcg_pmu_load_gating_prod =
|
|
gm20b_slcg_pmu_load_gating_prod,
|
|
.slcg_therm_load_gating_prod =
|
|
gm20b_slcg_therm_load_gating_prod,
|
|
.slcg_xbar_load_gating_prod =
|
|
gm20b_slcg_xbar_load_gating_prod,
|
|
.blcg_bus_load_gating_prod =
|
|
gm20b_blcg_bus_load_gating_prod,
|
|
.blcg_ctxsw_firmware_load_gating_prod =
|
|
gm20b_blcg_ctxsw_firmware_load_gating_prod,
|
|
.blcg_fb_load_gating_prod =
|
|
gm20b_blcg_fb_load_gating_prod,
|
|
.blcg_fifo_load_gating_prod =
|
|
gm20b_blcg_fifo_load_gating_prod,
|
|
.blcg_gr_load_gating_prod =
|
|
gm20b_blcg_gr_load_gating_prod,
|
|
.blcg_ltc_load_gating_prod =
|
|
gm20b_blcg_ltc_load_gating_prod,
|
|
.blcg_pwr_csb_load_gating_prod =
|
|
gm20b_blcg_pwr_csb_load_gating_prod,
|
|
.blcg_pmu_load_gating_prod =
|
|
gm20b_blcg_pmu_load_gating_prod,
|
|
.pg_gr_load_gating_prod =
|
|
gr_gm20b_pg_gr_load_gating_prod,
|
|
},
|
|
};
|
|
|
|
int gm20b_init_hal(struct gk20a *g)
|
|
{
|
|
struct gpu_ops *gops = &g->ops;
|
|
struct nvgpu_gpu_characteristics *c = &g->gpu_characteristics;
|
|
|
|
*gops = gm20b_ops;
|
|
gops->securegpccs = false;
|
|
#ifdef CONFIG_TEGRA_ACR
|
|
if (tegra_platform_is_linsim()) {
|
|
gops->privsecurity = 1;
|
|
} else {
|
|
if (tegra_fuse_readl(FUSE_OPT_PRIV_SEC_DIS_0) &
|
|
PRIV_SECURITY_DISABLE) {
|
|
gk20a_dbg_info("priv security is disabled in HW");
|
|
gops->privsecurity = 0;
|
|
} else {
|
|
gops->privsecurity = 1;
|
|
}
|
|
}
|
|
#else
|
|
if (tegra_platform_is_linsim()) {
|
|
gk20a_dbg_info("running ASIM with PRIV security disabled");
|
|
gops->privsecurity = 0;
|
|
} else {
|
|
if (tegra_fuse_readl(FUSE_OPT_PRIV_SEC_DIS_0) &
|
|
PRIV_SECURITY_DISABLE) {
|
|
gops->privsecurity = 0;
|
|
} else {
|
|
gk20a_dbg_info("priv security is not supported but enabled");
|
|
gops->privsecurity = 1;
|
|
return -EPERM;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
gm20b_init_mc(gops);
|
|
gm20b_init_ltc(gops);
|
|
gm20b_init_gr(gops);
|
|
gm20b_init_ltc(gops);
|
|
gm20b_init_fb(gops);
|
|
gm20b_init_fifo(gops);
|
|
gm20b_init_ce2(gops);
|
|
gm20b_init_gr_ctx(gops);
|
|
gm20b_init_mm(gops);
|
|
gm20b_init_pmu_ops(gops);
|
|
gm20b_init_clk_ops(gops);
|
|
gm20b_init_regops(gops);
|
|
gm20b_init_debug_ops(gops);
|
|
gops->name = "gm20b";
|
|
|
|
c->twod_class = FERMI_TWOD_A;
|
|
c->threed_class = MAXWELL_B;
|
|
c->compute_class = MAXWELL_COMPUTE_B;
|
|
c->gpfifo_class = MAXWELL_CHANNEL_GPFIFO_A;
|
|
c->inline_to_memory_class = KEPLER_INLINE_TO_MEMORY_B;
|
|
c->dma_copy_class = MAXWELL_DMA_COPY_A;
|
|
|
|
return 0;
|
|
}
|