mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
0a762889c6
engine queue head and tail methods were retrieved from falcon structure. engine queue initialization can get these methods directly from hal through params. Also eliminate struct nvgpu_falcon dereference in engine queue sources to remove inclusion of falcon_priv.h. JIRA NVGPU-1994 Change-Id: Idbebd5049cfd14eb3fe0e27b2bef8436cc61e101 Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2016290 GVS: Gerrit_Virtual_Submit Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
93 lines
2.7 KiB
C
93 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "falcon_gk20a.h"
|
|
#include "falcon_gv100.h"
|
|
#include "falcon_tu104.h"
|
|
#include "falcon_priv.h"
|
|
|
|
static void tu104_falcon_engine_dependency_ops(struct nvgpu_falcon *flcn)
|
|
{
|
|
struct nvgpu_falcon_engine_dependency_ops *flcn_eng_dep_ops =
|
|
&flcn->flcn_engine_dep_ops;
|
|
struct gk20a *g = flcn->g;
|
|
|
|
switch (flcn->flcn_id) {
|
|
case FALCON_ID_SEC2:
|
|
flcn_eng_dep_ops->reset_eng = g->ops.sec2.sec2_reset;
|
|
flcn_eng_dep_ops->copy_to_emem = g->ops.sec2.sec2_copy_to_emem;
|
|
flcn_eng_dep_ops->copy_from_emem =
|
|
g->ops.sec2.sec2_copy_from_emem;
|
|
break;
|
|
default:
|
|
flcn_eng_dep_ops->reset_eng = NULL;
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void tu104_falcon_ops(struct nvgpu_falcon *flcn)
|
|
{
|
|
gk20a_falcon_ops(flcn);
|
|
tu104_falcon_engine_dependency_ops(flcn);
|
|
}
|
|
|
|
int tu104_falcon_hal_sw_init(struct nvgpu_falcon *flcn)
|
|
{
|
|
struct gk20a *g = flcn->g;
|
|
int err = 0;
|
|
|
|
switch (flcn->flcn_id) {
|
|
case FALCON_ID_SEC2:
|
|
flcn->flcn_base = g->ops.sec2.falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = true;
|
|
break;
|
|
case FALCON_ID_NVDEC:
|
|
flcn->flcn_base = g->ops.nvdec.falcon_base_addr();
|
|
flcn->is_falcon_supported = true;
|
|
flcn->is_interrupt_enabled = true;
|
|
break;
|
|
default:
|
|
/*
|
|
* set false to inherit falcon support
|
|
* from previous chips HAL
|
|
*/
|
|
flcn->is_falcon_supported = false;
|
|
break;
|
|
}
|
|
|
|
if (flcn->is_falcon_supported) {
|
|
tu104_falcon_ops(flcn);
|
|
} else {
|
|
/*
|
|
* Forward call to previous chips HAL
|
|
* to fetch info for requested
|
|
* falcon as no changes between
|
|
* current & previous chips.
|
|
*/
|
|
err = gv100_falcon_hal_sw_init(flcn);
|
|
}
|
|
|
|
return err;
|
|
}
|