mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 09:12:24 +03:00
afb971b66e
To reduce the duplication pbdma_handle_intr_0 API to new chips, this patch converts report_pbdma_error as a HAL. JIRA NVGPU-9325 Change-Id: Ifcb0838037c750070c26343e008a176b26eebf16 Signed-off-by: Rajesh Devaraj <rdevaraj@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2845088 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
2064 lines
81 KiB
C
2064 lines
81 KiB
C
/*
|
|
* GA10B Tegra HAL interface
|
|
*
|
|
* Copyright (c) 2020-2023, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/soc.h>
|
|
#include <nvgpu/errata.h>
|
|
#include <nvgpu/acr.h>
|
|
#include <nvgpu/ce.h>
|
|
#include <nvgpu/ce_app.h>
|
|
#include <nvgpu/pmu.h>
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
#include <nvgpu/pmu/pmu_pstate.h>
|
|
#endif
|
|
#include <nvgpu/therm.h>
|
|
#include <nvgpu/clk_arb.h>
|
|
#include <nvgpu/fuse.h>
|
|
#include <nvgpu/pbdma.h>
|
|
#include <nvgpu/engines.h>
|
|
#include <nvgpu/preempt.h>
|
|
#include <nvgpu/regops.h>
|
|
#include <nvgpu/gr/gr_falcon.h>
|
|
#include <nvgpu/gr/gr.h>
|
|
#include <nvgpu/gr/fs_state.h>
|
|
#include <nvgpu/nvhost.h>
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
#include <nvgpu/pmu/pmu_perfmon.h>
|
|
#endif
|
|
#include <nvgpu/profiler.h>
|
|
#ifdef CONFIG_NVGPU_POWER_PG
|
|
#include <nvgpu/pmu/pmu_pg.h>
|
|
#endif
|
|
|
|
#include "hal/mm/mm_gp10b.h"
|
|
#include "hal/mm/mm_gv11b.h"
|
|
#include "hal/mm/cache/flush_gk20a.h"
|
|
#include "hal/mm/cache/flush_gv11b.h"
|
|
#include "hal/mm/gmmu/gmmu_gm20b.h"
|
|
#include "hal/mm/gmmu/gmmu_gp10b.h"
|
|
#include "hal/mm/gmmu/gmmu_gv11b.h"
|
|
#include "hal/mm/gmmu/gmmu_ga10b.h"
|
|
#include "hal/mm/mmu_fault/mmu_fault_gv11b.h"
|
|
#include "hal/mm/mmu_fault/mmu_fault_ga10b.h"
|
|
#include "hal/mc/mc_gm20b.h"
|
|
#include "hal/mc/mc_gp10b.h"
|
|
#include "hal/mc/mc_gv11b.h"
|
|
#include "hal/mc/mc_tu104.h"
|
|
#include "hal/mc/mc_ga10b.h"
|
|
#include "hal/mc/mc_intr_ga10b.h"
|
|
#include "hal/bus/bus_gk20a.h"
|
|
#include "hal/bus/bus_gp10b.h"
|
|
#include "hal/bus/bus_gm20b.h"
|
|
#include "hal/bus/bus_gv11b.h"
|
|
#include "hal/bus/bus_ga10b.h"
|
|
#include "hal/ce/ce_gv11b.h"
|
|
#include "hal/class/class_gv11b.h"
|
|
#include "hal/class/class_ga10b.h"
|
|
#include "hal/priv_ring/priv_ring_gm20b.h"
|
|
#include "hal/priv_ring/priv_ring_gp10b.h"
|
|
#include "hal/priv_ring/priv_ring_ga10b.h"
|
|
#include "hal/gr/config/gr_config_gv100.h"
|
|
#include "hal/power_features/cg/ga10b_gating_reglist.h"
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
#include "hal/cbc/cbc_gp10b.h"
|
|
#include "hal/cbc/cbc_gv11b.h"
|
|
#include "hal/cbc/cbc_tu104.h"
|
|
#include "hal/cbc/cbc_ga10b.h"
|
|
#endif
|
|
#include "hal/ce/ce_gp10b.h"
|
|
#include "hal/ce/ce_ga10b.h"
|
|
#include "hal/therm/therm_gm20b.h"
|
|
#include "hal/therm/therm_gv11b.h"
|
|
#include "hal/therm/therm_ga10b.h"
|
|
#include "hal/ltc/ltc_gm20b.h"
|
|
#include "hal/ltc/ltc_gp10b.h"
|
|
#include "hal/ltc/ltc_gv11b.h"
|
|
#include "hal/ltc/ltc_tu104.h"
|
|
#include "hal/ltc/ltc_ga10b.h"
|
|
#include "hal/ltc/intr/ltc_intr_gv11b.h"
|
|
#include "hal/ltc/intr/ltc_intr_ga10b.h"
|
|
#include "hal/fb/fb_gm20b.h"
|
|
#include "hal/fb/fb_gp10b.h"
|
|
#include "hal/fb/fb_gv11b.h"
|
|
#include "hal/fb/fb_tu104.h"
|
|
#include "hal/fb/fb_ga10b.h"
|
|
#include "hal/fb/fb_mmu_fault_gv11b.h"
|
|
#include "hal/fb/ecc/fb_ecc_ga10b.h"
|
|
#include "hal/fb/ecc/fb_ecc_gv11b.h"
|
|
#include "hal/fb/intr/fb_intr_gv11b.h"
|
|
#include "hal/fb/intr/fb_intr_ga10b.h"
|
|
#include "hal/fb/intr/fb_intr_ecc_gv11b.h"
|
|
#include "hal/fb/intr/fb_intr_ecc_ga10b.h"
|
|
#include "hal/fb/vab/vab_ga10b.h"
|
|
#include "hal/func/func_ga10b.h"
|
|
#include "hal/fuse/fuse_gm20b.h"
|
|
#include "hal/fuse/fuse_gp10b.h"
|
|
#include "hal/fuse/fuse_gv11b.h"
|
|
#include "hal/fuse/fuse_ga10b.h"
|
|
#include "hal/ptimer/ptimer_gk20a.h"
|
|
#include "hal/ptimer/ptimer_gp10b.h"
|
|
#include "hal/ptimer/ptimer_gv11b.h"
|
|
#include "hal/ptimer/ptimer_ga10b.h"
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
#include "hal/regops/regops_ga10b.h"
|
|
#include "hal/regops/allowlist_ga10b.h"
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_RECOVERY
|
|
#include "hal/rc/rc_gv11b.h"
|
|
#endif
|
|
#include "hal/fifo/fifo_gk20a.h"
|
|
#include "hal/fifo/fifo_gv11b.h"
|
|
#include "hal/fifo/fifo_ga10b.h"
|
|
#include "hal/fifo/pbdma_gm20b.h"
|
|
#include "hal/fifo/pbdma_gp10b.h"
|
|
#include "hal/fifo/pbdma_gv11b.h"
|
|
#include "hal/fifo/pbdma_ga10b.h"
|
|
#include "hal/fifo/preempt_gv11b.h"
|
|
#include "hal/fifo/preempt_ga10b.h"
|
|
#include "hal/fifo/engine_status_gv100.h"
|
|
#include "hal/fifo/engine_status_ga10b.h"
|
|
#include "hal/fifo/pbdma_status_gm20b.h"
|
|
#include "hal/fifo/pbdma_status_ga10b.h"
|
|
#include "hal/fifo/engines_gp10b.h"
|
|
#include "hal/fifo/engines_gv11b.h"
|
|
#include "hal/fifo/ramfc_gp10b.h"
|
|
#include "hal/fifo/ramfc_gv11b.h"
|
|
#include "hal/fifo/ramfc_ga10b.h"
|
|
#include "hal/fifo/ramin_gk20a.h"
|
|
#include "hal/fifo/ramin_gm20b.h"
|
|
#include "hal/fifo/ramin_gv11b.h"
|
|
#include "hal/fifo/ramin_ga10b.h"
|
|
#include "hal/fifo/runlist_ram_gk20a.h"
|
|
#include "hal/fifo/runlist_ram_gv11b.h"
|
|
#include "hal/fifo/runlist_fifo_gk20a.h"
|
|
#include "hal/fifo/runlist_fifo_gv11b.h"
|
|
#include "hal/fifo/runlist_fifo_ga10b.h"
|
|
#include "hal/fifo/runlist_ga10b.h"
|
|
#include "hal/fifo/tsg_ga10b.h"
|
|
#include "hal/fifo/tsg_gv11b.h"
|
|
#include "hal/fifo/userd_gk20a.h"
|
|
#include "hal/fifo/userd_gv11b.h"
|
|
#include "hal/fifo/userd_ga10b.h"
|
|
#include "hal/fifo/usermode_gv11b.h"
|
|
#include "hal/fifo/usermode_tu104.h"
|
|
#include "hal/fifo/usermode_ga10b.h"
|
|
#include "hal/fifo/fifo_intr_gk20a.h"
|
|
#include "hal/fifo/fifo_intr_gv11b.h"
|
|
#include "hal/fifo/fifo_intr_ga10b.h"
|
|
#include "hal/fifo/ctxsw_timeout_gv11b.h"
|
|
#include "hal/fifo/ctxsw_timeout_ga10b.h"
|
|
#include "hal/gr/ecc/ecc_gv11b.h"
|
|
#include "hal/gr/ecc/ecc_ga10b.h"
|
|
#ifdef CONFIG_NVGPU_FECS_TRACE
|
|
#include "hal/gr/fecs_trace/fecs_trace_gm20b.h"
|
|
#include "hal/gr/fecs_trace/fecs_trace_gv11b.h"
|
|
#endif
|
|
#include "hal/gr/falcon/gr_falcon_gm20b.h"
|
|
#include "hal/gr/falcon/gr_falcon_gp10b.h"
|
|
#include "hal/gr/falcon/gr_falcon_gv11b.h"
|
|
#include "hal/gr/falcon/gr_falcon_tu104.h"
|
|
#include "hal/gr/falcon/gr_falcon_ga100.h"
|
|
#include "hal/gr/falcon/gr_falcon_ga10b.h"
|
|
#include "hal/gr/config/gr_config_gm20b.h"
|
|
#include "hal/gr/config/gr_config_gv11b.h"
|
|
#include "hal/gr/config/gr_config_ga10b.h"
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
#include "hal/gr/zbc/zbc_gm20b.h"
|
|
#include "hal/gr/zbc/zbc_gp10b.h"
|
|
#include "hal/gr/zbc/zbc_gv11b.h"
|
|
#include "hal/gr/zbc/zbc_ga10b.h"
|
|
#include "hal/gr/zcull/zcull_gm20b.h"
|
|
#include "hal/gr/zcull/zcull_gv11b.h"
|
|
#endif
|
|
#include "hal/gr/init/gr_init_gm20b.h"
|
|
#include "hal/gr/init/gr_init_gp10b.h"
|
|
#include "hal/gr/init/gr_init_gv11b.h"
|
|
#include "hal/gr/init/gr_init_tu104.h"
|
|
#include "hal/gr/init/gr_init_ga10b.h"
|
|
#include "hal/gr/init/gr_init_ga100.h"
|
|
#include "hal/gr/intr/gr_intr_gm20b.h"
|
|
#include "hal/gr/intr/gr_intr_gp10b.h"
|
|
#include "hal/gr/intr/gr_intr_gv11b.h"
|
|
#include "hal/gr/intr/gr_intr_ga10b.h"
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
#include "hal/gr/hwpm_map/hwpm_map_gv100.h"
|
|
#endif
|
|
#include "hal/gr/ctxsw_prog/ctxsw_prog_gm20b.h"
|
|
#include "hal/gr/ctxsw_prog/ctxsw_prog_gp10b.h"
|
|
#include "hal/gr/ctxsw_prog/ctxsw_prog_gv11b.h"
|
|
#include "hal/gr/ctxsw_prog/ctxsw_prog_ga10b.h"
|
|
#include "hal/gr/ctxsw_prog/ctxsw_prog_ga100.h"
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
#include "hal/gr/gr/gr_gk20a.h"
|
|
#include "hal/gr/gr/gr_gm20b.h"
|
|
#include "hal/gr/gr/gr_gp10b.h"
|
|
#include "hal/gr/gr/gr_gv100.h"
|
|
#include "hal/gr/gr/gr_gv11b.h"
|
|
#include "hal/gr/gr/gr_tu104.h"
|
|
#include "hal/gr/gr/gr_ga10b.h"
|
|
#include "hal/gr/gr/gr_ga100.h"
|
|
#endif
|
|
#include "hal/pmu/pmu_gk20a.h"
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
#include "hal/pmu/pmu_gm20b.h"
|
|
#endif
|
|
#include "hal/pmu/pmu_gv11b.h"
|
|
#include "hal/pmu/pmu_ga10b.h"
|
|
#include "hal/gsp/gsp_ga10b.h"
|
|
#include "hal/sync/syncpt_cmdbuf_gv11b.h"
|
|
#include "hal/sync/sema_cmdbuf_gv11b.h"
|
|
#include "hal/falcon/falcon_gk20a.h"
|
|
#include "hal/falcon/falcon_ga10b.h"
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
#include "hal/perf/perf_gv11b.h"
|
|
#include "hal/perf/perf_ga10b.h"
|
|
#endif
|
|
#include "hal/netlist/netlist_ga10b.h"
|
|
#include "hal/top/top_gm20b.h"
|
|
#include "hal/top/top_gp10b.h"
|
|
#include "hal/top/top_gv11b.h"
|
|
#include "hal/top/top_ga10b.h"
|
|
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
#include "common/pmu/pg/pg_sw_gm20b.h"
|
|
#include "common/pmu/pg/pg_sw_gp106.h"
|
|
#include "common/pmu/pg/pg_sw_gv11b.h"
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_CLK_ARB
|
|
#include "common/clk_arb/clk_arb_gp10b.h"
|
|
#endif
|
|
|
|
#include "hal/fifo/channel_gk20a.h"
|
|
#include "hal/fifo/channel_gm20b.h"
|
|
#include "hal/fifo/channel_gv11b.h"
|
|
#include "hal/fifo/channel_ga10b.h"
|
|
|
|
#ifdef CONFIG_NVGPU_STATIC_POWERGATE
|
|
#include "hal/tpc/tpc_gv11b.h"
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
#include "hal/mssnvlink/mssnvlink_ga10b.h"
|
|
#endif
|
|
#include "hal_ga10b.h"
|
|
#include "hal_ga10b_litter.h"
|
|
|
|
#include <nvgpu/ptimer.h>
|
|
#include <nvgpu/error_notifier.h>
|
|
#include <nvgpu/debugger.h>
|
|
#include <nvgpu/pm_reservation.h>
|
|
#include <nvgpu/runlist.h>
|
|
#include <nvgpu/fifo/userd.h>
|
|
#include <nvgpu/perfbuf.h>
|
|
#include <nvgpu/cyclestats_snapshot.h>
|
|
#include <nvgpu/gr/zbc.h>
|
|
#include <nvgpu/gr/setup.h>
|
|
#include <nvgpu/gr/fecs_trace.h>
|
|
#include <nvgpu/gr/gr_intr.h>
|
|
#include <nvgpu/nvgpu_init.h>
|
|
#ifdef CONFIG_NVGPU_SIM
|
|
#include <nvgpu/sim.h>
|
|
#include "hal/sim/sim_ga10b.h"
|
|
#endif
|
|
|
|
#include "hal/grmgr/grmgr_ga10b.h"
|
|
|
|
#ifndef CONFIG_NVGPU_MIG
|
|
#include <nvgpu/grmgr.h>
|
|
#endif
|
|
|
|
#include "hal/cic/mon/cic_ga10b.h"
|
|
#include <nvgpu/cic_mon.h>
|
|
|
|
static int ga10b_init_gpu_characteristics(struct gk20a *g)
|
|
{
|
|
int err;
|
|
|
|
err = nvgpu_init_gpu_characteristics(g);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "failed to init GPU characteristics");
|
|
return err;
|
|
}
|
|
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_TSG_SUBCONTEXTS, true);
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SCG, true);
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_CHANNEL_TSG_SCHEDULING
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_RESCHEDULE_RUNLIST, true);
|
|
#endif
|
|
if (nvgpu_has_syncpoints(g)) {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SYNCPOINT_ADDRESS, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_USER_SYNCPOINT, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_USERMODE_SUBMIT, true);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct gops_acr ga10b_ops_acr = {
|
|
.acr_init = nvgpu_acr_init,
|
|
.acr_construct_execute = nvgpu_acr_construct_execute,
|
|
};
|
|
|
|
static const struct gops_func ga10b_ops_func = {
|
|
.get_full_phys_offset = ga10b_func_get_full_phys_offset,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
static const struct gops_bios ga10b_ops_bios = {
|
|
.bios_sw_init = nvgpu_bios_sw_init,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_ecc ga10b_ops_ecc = {
|
|
.ecc_init_support = nvgpu_ecc_init_support,
|
|
.ecc_finalize_support = nvgpu_ecc_finalize_support,
|
|
.ecc_remove_support = nvgpu_ecc_remove_support,
|
|
};
|
|
|
|
static const struct gops_ltc_intr ga10b_ops_ltc_intr = {
|
|
.configure = ga10b_ltc_intr_configure,
|
|
.isr = ga10b_ltc_intr_isr,
|
|
.isr_extra = ga10b_ltc_intr_handle_lts_intr3_extra,
|
|
.ltc_intr3_configure_extra = ga10b_ltc_intr3_configure_extra,
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
.en_illegal_compstat = gv11b_ltc_intr_en_illegal_compstat,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_ltc ga10b_ops_ltc = {
|
|
.ecc_init = ga10b_lts_ecc_init,
|
|
.init_ltc_support = nvgpu_init_ltc_support,
|
|
.ltc_remove_support = nvgpu_ltc_remove_support,
|
|
.determine_L2_size_bytes = ga10b_determine_L2_size_bytes,
|
|
.init_fs_state = ga10b_ltc_init_fs_state,
|
|
.ltc_lts_set_mgmt_setup = ga10b_ltc_lts_set_mgmt_setup,
|
|
.flush = gm20b_flush_ltc,
|
|
#if defined(CONFIG_NVGPU_NON_FUSA) || defined(CONFIG_NVGPU_KERNEL_MODE_SUBMIT)
|
|
.set_enabled = gp10b_ltc_set_enabled,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.set_zbc_s_entry = ga10b_ltc_set_zbc_stencil_entry,
|
|
.set_zbc_color_entry = ga10b_ltc_set_zbc_color_entry,
|
|
.set_zbc_depth_entry = ga10b_ltc_set_zbc_depth_entry,
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.pri_is_ltc_addr = gm20b_ltc_pri_is_ltc_addr,
|
|
.is_pltcg_ltcs_addr = gm20b_ltc_is_pltcg_ltcs_addr,
|
|
.is_ltcs_ltss_addr = gm20b_ltc_is_ltcs_ltss_addr,
|
|
.is_ltcn_ltss_addr = gm20b_ltc_is_ltcn_ltss_addr,
|
|
.split_lts_broadcast_addr = gm20b_ltc_split_lts_broadcast_addr,
|
|
.split_ltc_broadcast_addr = gm20b_ltc_split_ltc_broadcast_addr,
|
|
.pri_is_lts_tstg_addr = tu104_ltc_pri_is_lts_tstg_addr,
|
|
.pri_shared_addr = ga10b_ltc_pri_shared_addr,
|
|
.set_l2_max_ways_evict_last = ga10b_set_l2_max_ways_evict_last,
|
|
.get_l2_max_ways_evict_last = ga10b_get_l2_max_ways_evict_last,
|
|
.set_l2_sector_promotion = tu104_set_l2_sector_promotion,
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
#ifndef CONFIG_NVGPU_NON_FUSA
|
|
.set_default_l2_max_ways_evict_last = ga10b_set_default_l2_max_ways_evict_last,
|
|
#endif /*not defined CONFIG_NVGPU_NON_FUSA*/
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
static const struct gops_cbc ga10b_ops_cbc = {
|
|
.cbc_init_support = nvgpu_cbc_init_support,
|
|
.cbc_remove_support = nvgpu_cbc_remove_support,
|
|
.init = gv11b_cbc_init,
|
|
.alloc_comptags = ga10b_cbc_alloc_comptags,
|
|
.ctrl = tu104_cbc_ctrl,
|
|
.use_contig_pool = ga10b_cbc_use_contig_pool,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_ce ga10b_ops_ce = {
|
|
.ce_init_support = nvgpu_ce_init_support,
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
.ce_app_init_support = nvgpu_ce_app_init_support,
|
|
.ce_app_suspend = nvgpu_ce_app_suspend,
|
|
.ce_app_destroy = nvgpu_ce_app_destroy,
|
|
#endif
|
|
.intr_enable = ga10b_ce_intr_enable,
|
|
.isr_stall = ga10b_ce_stall_isr,
|
|
.intr_retrigger = ga10b_ce_intr_retrigger,
|
|
#ifdef CONFIG_NVGPU_NONSTALL_INTR
|
|
.isr_nonstall = NULL,
|
|
.init_hw = ga10b_ce_init_hw,
|
|
#endif
|
|
.get_num_pce = gv11b_ce_get_num_pce,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.mthd_buffer_fault_in_bar2_fault = gv11b_ce_mthd_buffer_fault_in_bar2_fault,
|
|
#endif
|
|
.init_prod_values = gv11b_ce_init_prod_values,
|
|
.halt_engine = gv11b_ce_halt_engine,
|
|
.request_idle = ga10b_ce_request_idle,
|
|
.get_inst_ptr_from_lce = gv11b_ce_get_inst_ptr_from_lce,
|
|
};
|
|
|
|
static const struct gops_gr_ecc ga10b_ops_gr_ecc = {
|
|
.detect = ga10b_ecc_detect_enabled_units,
|
|
.gpc_tpc_ecc_init = ga10b_gr_gpc_tpc_ecc_init,
|
|
.fecs_ecc_init = gv11b_gr_fecs_ecc_init,
|
|
.gpc_tpc_ecc_deinit = ga10b_gr_gpc_tpc_ecc_deinit,
|
|
.fecs_ecc_deinit = gv11b_gr_fecs_ecc_deinit,
|
|
#ifdef CONFIG_NVGPU_INJECT_HWERR
|
|
.get_mmu_err_desc = ga10b_gr_ecc_get_mmu_err_desc,
|
|
.get_gcc_err_desc = gv11b_gr_intr_get_gcc_err_desc,
|
|
.get_sm_err_desc = gv11b_gr_intr_get_sm_err_desc,
|
|
.get_gpccs_err_desc = gv11b_gr_intr_get_gpccs_err_desc,
|
|
.get_fecs_err_desc = gv11b_gr_intr_get_fecs_err_desc,
|
|
#endif /* CONFIG_NVGPU_INJECT_HWERR */
|
|
};
|
|
|
|
static const struct gops_gr_ctxsw_prog ga10b_ops_gr_ctxsw_prog = {
|
|
.hw_get_fecs_header_size = ga10b_ctxsw_prog_hw_get_fecs_header_size,
|
|
.get_patch_count = gm20b_ctxsw_prog_get_patch_count,
|
|
.set_patch_count = gm20b_ctxsw_prog_set_patch_count,
|
|
.set_patch_addr = gm20b_ctxsw_prog_set_patch_addr,
|
|
.set_compute_preemption_mode_cta = gp10b_ctxsw_prog_set_compute_preemption_mode_cta,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.init_ctxsw_hdr_data = gp10b_ctxsw_prog_init_ctxsw_hdr_data,
|
|
.disable_verif_features = gm20b_ctxsw_prog_disable_verif_features,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_SET_FALCON_ACCESS_MAP
|
|
.set_priv_access_map_config_mode = gm20b_ctxsw_prog_set_config_mode_priv_access_map,
|
|
.set_priv_access_map_addr = gm20b_ctxsw_prog_set_addr_priv_access_map,
|
|
#endif
|
|
.set_context_buffer_ptr = gv11b_ctxsw_prog_set_context_buffer_ptr,
|
|
.set_type_per_veid_header = gv11b_ctxsw_prog_set_type_per_veid_header,
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.set_zcull_ptr = gv11b_ctxsw_prog_set_zcull_ptr,
|
|
.set_zcull = gm20b_ctxsw_prog_set_zcull,
|
|
.set_zcull_mode_no_ctxsw = gm20b_ctxsw_prog_set_zcull_mode_no_ctxsw,
|
|
.is_zcull_mode_separate_buffer = gm20b_ctxsw_prog_is_zcull_mode_separate_buffer,
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
#ifdef CONFIG_NVGPU_GFXP
|
|
.set_graphics_preemption_mode_gfxp = gp10b_ctxsw_prog_set_graphics_preemption_mode_gfxp,
|
|
.set_full_preemption_ptr = gv11b_ctxsw_prog_set_full_preemption_ptr,
|
|
.set_full_preemption_ptr_veid0 = gv11b_ctxsw_prog_set_full_preemption_ptr_veid0,
|
|
#endif /* CONFIG_NVGPU_GFXP */
|
|
#ifdef CONFIG_NVGPU_CILP
|
|
.set_compute_preemption_mode_cilp = gp10b_ctxsw_prog_set_compute_preemption_mode_cilp,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.hw_get_gpccs_header_size = ga10b_ctxsw_prog_hw_get_gpccs_header_size,
|
|
.hw_get_extended_buffer_segments_size_in_bytes = gm20b_ctxsw_prog_hw_get_extended_buffer_segments_size_in_bytes,
|
|
.hw_extended_marker_size_in_bytes = gm20b_ctxsw_prog_hw_extended_marker_size_in_bytes,
|
|
.hw_get_perf_counter_control_register_stride = gm20b_ctxsw_prog_hw_get_perf_counter_control_register_stride,
|
|
.get_main_image_ctx_id = gm20b_ctxsw_prog_get_main_image_ctx_id,
|
|
.set_pm_ptr = gv11b_ctxsw_prog_set_pm_ptr,
|
|
.set_pm_mode = gm20b_ctxsw_prog_set_pm_mode,
|
|
.set_pm_smpc_mode = gm20b_ctxsw_prog_set_pm_smpc_mode,
|
|
.hw_get_pm_mode_no_ctxsw = gm20b_ctxsw_prog_hw_get_pm_mode_no_ctxsw,
|
|
.hw_get_pm_mode_ctxsw = gm20b_ctxsw_prog_hw_get_pm_mode_ctxsw,
|
|
.hw_get_pm_mode_stream_out_ctxsw = gv11b_ctxsw_prog_hw_get_pm_mode_stream_out_ctxsw,
|
|
.set_cde_enabled = NULL,
|
|
.set_pc_sampling = NULL,
|
|
.check_main_image_header_magic = ga10b_ctxsw_prog_check_main_image_header_magic,
|
|
.check_local_header_magic = ga10b_ctxsw_prog_check_local_header_magic,
|
|
.get_num_gpcs = gm20b_ctxsw_prog_get_num_gpcs,
|
|
.get_num_tpcs = gm20b_ctxsw_prog_get_num_tpcs,
|
|
.get_extended_buffer_size_offset = gm20b_ctxsw_prog_get_extended_buffer_size_offset,
|
|
.get_ppc_info = gm20b_ctxsw_prog_get_ppc_info,
|
|
.get_local_priv_register_ctl_offset = gm20b_ctxsw_prog_get_local_priv_register_ctl_offset,
|
|
.set_pmu_options_boost_clock_frequencies = NULL,
|
|
.hw_get_perf_counter_register_stride = gv11b_ctxsw_prog_hw_get_perf_counter_register_stride,
|
|
.hw_get_pm_gpc_gnic_stride = ga100_ctxsw_prog_hw_get_pm_gpc_gnic_stride,
|
|
.hw_get_main_header_size = ga10b_ctxsw_prog_hw_get_main_header_size,
|
|
.hw_get_gpccs_header_stride = ga10b_ctxsw_prog_hw_get_gpccs_header_stride,
|
|
.get_compute_sysreglist_offset = ga10b_ctxsw_prog_get_compute_sysreglist_offset,
|
|
.get_gfx_sysreglist_offset = ga10b_ctxsw_prog_get_gfx_sysreglist_offset,
|
|
.get_ltsreglist_offset = ga10b_ctxsw_prog_get_ltsreglist_offset,
|
|
.get_compute_gpcreglist_offset = ga10b_ctxsw_prog_get_compute_gpcreglist_offset,
|
|
.get_gfx_gpcreglist_offset = ga10b_ctxsw_prog_get_gfx_gpcreglist_offset,
|
|
.get_compute_tpcreglist_offset = ga10b_ctxsw_prog_get_compute_tpcreglist_offset,
|
|
.get_gfx_tpcreglist_offset = ga10b_ctxsw_prog_get_gfx_tpcreglist_offset,
|
|
.get_compute_ppcreglist_offset = ga10b_ctxsw_prog_get_compute_ppcreglist_offset,
|
|
.get_gfx_ppcreglist_offset = ga10b_ctxsw_prog_get_gfx_ppcreglist_offset,
|
|
.get_compute_etpcreglist_offset = ga10b_ctxsw_prog_get_compute_etpcreglist_offset,
|
|
.get_gfx_etpcreglist_offset = ga10b_ctxsw_prog_get_gfx_etpcreglist_offset,
|
|
.get_tpc_segment_pri_layout = ga10b_ctxsw_prog_get_tpc_segment_pri_layout,
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
#ifdef CONFIG_DEBUG_FS
|
|
.dump_ctxsw_stats = ga10b_ctxsw_prog_dump_ctxsw_stats,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_FECS_TRACE
|
|
.hw_get_ts_tag_invalid_timestamp = gm20b_ctxsw_prog_hw_get_ts_tag_invalid_timestamp,
|
|
.hw_get_ts_tag = gm20b_ctxsw_prog_hw_get_ts_tag,
|
|
.hw_record_ts_timestamp = gm20b_ctxsw_prog_hw_record_ts_timestamp,
|
|
.hw_get_ts_record_size_in_bytes = gm20b_ctxsw_prog_hw_get_ts_record_size_in_bytes,
|
|
.is_ts_valid_record = gm20b_ctxsw_prog_is_ts_valid_record,
|
|
.get_ts_buffer_aperture_mask = NULL,
|
|
.set_ts_num_records = gm20b_ctxsw_prog_set_ts_num_records,
|
|
.set_ts_buffer_ptr = gm20b_ctxsw_prog_set_ts_buffer_ptr,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_gr_config ga10b_ops_gr_config = {
|
|
.get_gpc_mask = gm20b_gr_config_get_gpc_mask,
|
|
.get_gpc_tpc_mask = gm20b_gr_config_get_gpc_tpc_mask,
|
|
.get_gpc_pes_mask = gv11b_gr_config_get_gpc_pes_mask,
|
|
.set_live_pes_mask = gv11b_gr_config_set_live_pes_mask,
|
|
.get_gpc_rop_mask = ga10b_gr_config_get_gpc_rop_mask,
|
|
.get_tpc_count_in_gpc = gm20b_gr_config_get_tpc_count_in_gpc,
|
|
.get_pes_tpc_mask = gm20b_gr_config_get_pes_tpc_mask,
|
|
.get_pd_dist_skip_table_size = gm20b_gr_config_get_pd_dist_skip_table_size,
|
|
.init_sm_id_table = gv100_gr_config_init_sm_id_table,
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.get_zcull_count_in_gpc = gm20b_gr_config_get_zcull_count_in_gpc,
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_FECS_TRACE
|
|
static const struct gops_gr_fecs_trace ga10b_ops_gr_fecs_trace = {
|
|
.alloc_user_buffer = nvgpu_gr_fecs_trace_ring_alloc,
|
|
.free_user_buffer = nvgpu_gr_fecs_trace_ring_free,
|
|
.get_mmap_user_buffer_info = nvgpu_gr_fecs_trace_get_mmap_buffer_info,
|
|
.init = nvgpu_gr_fecs_trace_init,
|
|
.deinit = nvgpu_gr_fecs_trace_deinit,
|
|
.enable = nvgpu_gr_fecs_trace_enable,
|
|
.disable = nvgpu_gr_fecs_trace_disable,
|
|
.is_enabled = nvgpu_gr_fecs_trace_is_enabled,
|
|
.reset = nvgpu_gr_fecs_trace_reset,
|
|
.flush = NULL,
|
|
.poll = nvgpu_gr_fecs_trace_poll,
|
|
.bind_channel = nvgpu_gr_fecs_trace_bind_channel,
|
|
.unbind_channel = nvgpu_gr_fecs_trace_unbind_channel,
|
|
.max_entries = nvgpu_gr_fecs_trace_max_entries,
|
|
.get_buffer_full_mailbox_val = gv11b_fecs_trace_get_buffer_full_mailbox_val,
|
|
.get_read_index = gm20b_fecs_trace_get_read_index,
|
|
.get_write_index = gm20b_fecs_trace_get_write_index,
|
|
.set_read_index = gm20b_fecs_trace_set_read_index,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_gr_setup ga10b_ops_gr_setup = {
|
|
.alloc_obj_ctx = nvgpu_gr_setup_alloc_obj_ctx,
|
|
.free_gr_ctx = nvgpu_gr_setup_free_gr_ctx,
|
|
.free_subctx = nvgpu_gr_setup_free_subctx,
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.bind_ctxsw_zcull = nvgpu_gr_setup_bind_ctxsw_zcull,
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
.set_preemption_mode = nvgpu_gr_setup_set_preemption_mode,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
static const struct gops_gr_zbc ga10b_ops_gr_zbc = {
|
|
.add_color = ga10b_gr_zbc_add_color,
|
|
.load_default_sw_table = ga10b_gr_zbc_load_static_table,
|
|
.add_depth = gp10b_gr_zbc_add_depth,
|
|
.set_table = nvgpu_gr_zbc_set_table,
|
|
.query_table = nvgpu_gr_zbc_query_table,
|
|
.add_stencil = gv11b_gr_zbc_add_stencil,
|
|
.get_gpcs_swdx_dss_zbc_c_format_reg = gv11b_gr_zbc_get_gpcs_swdx_dss_zbc_c_format_reg,
|
|
.get_gpcs_swdx_dss_zbc_z_format_reg = gv11b_gr_zbc_get_gpcs_swdx_dss_zbc_z_format_reg,
|
|
.init_table_indices = ga10b_gr_zbc_init_table_indices,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
static const struct gops_gr_zcull ga10b_ops_gr_zcull = {
|
|
.init_zcull_hw = gm20b_gr_init_zcull_hw,
|
|
.get_zcull_info = gm20b_gr_get_zcull_info,
|
|
.program_zcull_mapping = gv11b_gr_program_zcull_mapping,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
static const struct gops_gr_hwpm_map ga10b_ops_gr_hwpm_map = {
|
|
.align_regs_perf_pma = gv100_gr_hwpm_map_align_regs_perf_pma,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_gr_init ga10b_ops_gr_init = {
|
|
.get_no_of_sm = nvgpu_gr_get_no_of_sm,
|
|
.get_nonpes_aware_tpc = gv11b_gr_init_get_nonpes_aware_tpc,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.wait_initialized = nvgpu_gr_wait_initialized,
|
|
#endif
|
|
/* Since ecc scrubbing is moved to ctxsw ucode, setting HAL to NULL */
|
|
.ecc_scrub_reg = NULL,
|
|
.lg_coalesce = NULL,
|
|
.su_coalesce = NULL,
|
|
.pes_vsc_stream = gm20b_gr_init_pes_vsc_stream,
|
|
.gpc_mmu = ga10b_gr_init_gpc_mmu,
|
|
.eng_config = ga10b_gr_init_eng_config,
|
|
.reset_gpcs = ga10b_gr_init_reset_gpcs,
|
|
.fifo_access = gm20b_gr_init_fifo_access,
|
|
.set_sm_l1tag_surface_collector = ga100_gr_init_set_sm_l1tag_surface_collector,
|
|
#ifdef CONFIG_NVGPU_SET_FALCON_ACCESS_MAP
|
|
.get_access_map = ga10b_gr_init_get_access_map,
|
|
#endif
|
|
.get_sm_id_size = gp10b_gr_init_get_sm_id_size,
|
|
.sm_id_config_early = nvgpu_gr_init_sm_id_early_config,
|
|
.sm_id_config = gv11b_gr_init_sm_id_config,
|
|
.sm_id_numbering = ga10b_gr_init_sm_id_numbering,
|
|
.tpc_mask = NULL,
|
|
.fs_state = ga10b_gr_init_fs_state,
|
|
.pd_tpc_per_gpc = gm20b_gr_init_pd_tpc_per_gpc,
|
|
.pd_skip_table_gpc = gm20b_gr_init_pd_skip_table_gpc,
|
|
.cwd_gpcs_tpcs_num = gm20b_gr_init_cwd_gpcs_tpcs_num,
|
|
.gr_load_tpc_mask = NULL,
|
|
.wait_empty = ga10b_gr_init_wait_empty,
|
|
.wait_idle = ga10b_gr_init_wait_idle,
|
|
.wait_fe_idle = gm20b_gr_init_wait_fe_idle,
|
|
#ifdef CONFIG_NVGPU_GR_GOLDEN_CTX_VERIFICATION
|
|
.restore_stats_counter_bundle_data = gv11b_gr_init_restore_stats_counter_bundle_data,
|
|
#endif
|
|
.fe_pwr_mode_force_on = gm20b_gr_init_fe_pwr_mode_force_on,
|
|
.override_context_reset = ga10b_gr_init_override_context_reset,
|
|
.fe_go_idle_timeout = ga10b_gr_init_fe_go_idle_timeout,
|
|
.auto_go_idle = ga10b_gr_init_auto_go_idle,
|
|
.load_method_init = gm20b_gr_init_load_method_init,
|
|
.commit_global_timeslice = ga10b_gr_init_commit_global_timeslice,
|
|
.get_bundle_cb_default_size = gv11b_gr_init_get_bundle_cb_default_size,
|
|
.get_min_gpm_fifo_depth = ga10b_gr_init_get_min_gpm_fifo_depth,
|
|
.get_bundle_cb_token_limit = ga10b_gr_init_get_bundle_cb_token_limit,
|
|
.get_attrib_cb_default_size = ga10b_gr_init_get_attrib_cb_default_size,
|
|
.get_alpha_cb_default_size = gv11b_gr_init_get_alpha_cb_default_size,
|
|
.get_attrib_cb_size = gv11b_gr_init_get_attrib_cb_size,
|
|
.get_alpha_cb_size = gv11b_gr_init_get_alpha_cb_size,
|
|
.get_global_attr_cb_size = gv11b_gr_init_get_global_attr_cb_size,
|
|
.get_global_ctx_cb_buffer_size = gm20b_gr_init_get_global_ctx_cb_buffer_size,
|
|
.get_global_ctx_pagepool_buffer_size = gm20b_gr_init_get_global_ctx_pagepool_buffer_size,
|
|
.commit_global_bundle_cb = ga10b_gr_init_commit_global_bundle_cb,
|
|
.pagepool_default_size = gp10b_gr_init_pagepool_default_size,
|
|
.commit_global_pagepool = gp10b_gr_init_commit_global_pagepool,
|
|
.commit_global_attrib_cb = gv11b_gr_init_commit_global_attrib_cb,
|
|
.commit_global_cb_manager = gp10b_gr_init_commit_global_cb_manager,
|
|
.pipe_mode_override = gm20b_gr_init_pipe_mode_override,
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
.enable_mme_config_ptimer = ga10b_gr_init_enable_mme_config_ptimer,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_GR_GOLDEN_CTX_VERIFICATION
|
|
.load_sw_bundle_init = gv11b_gr_init_load_sw_bundle_init,
|
|
#else
|
|
.load_sw_bundle_init = gm20b_gr_init_load_sw_bundle_init,
|
|
#endif
|
|
.load_sw_veid_bundle = gv11b_gr_init_load_sw_veid_bundle,
|
|
.load_sw_bundle64 = tu104_gr_init_load_sw_bundle64,
|
|
.get_max_subctx_count = gv11b_gr_init_get_max_subctx_count,
|
|
.get_patch_slots = gv11b_gr_init_get_patch_slots,
|
|
.detect_sm_arch = gv11b_gr_init_detect_sm_arch,
|
|
.capture_gfx_regs = gv11b_gr_init_capture_gfx_regs,
|
|
.set_default_gfx_regs = gv11b_gr_init_set_default_gfx_regs,
|
|
#ifndef CONFIG_NVGPU_NON_FUSA
|
|
.set_default_compute_regs = ga10b_gr_init_set_default_compute_regs,
|
|
#endif
|
|
.get_supported__preemption_modes = gp10b_gr_init_get_supported_preemption_modes,
|
|
.get_default_preemption_modes = gp10b_gr_init_get_default_preemption_modes,
|
|
.is_allowed_sw_bundle = gm20b_gr_init_is_allowed_sw_bundle,
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.rop_mapping = gv11b_gr_init_rop_mapping,
|
|
.get_rtv_cb_size = tu104_gr_init_get_rtv_cb_size,
|
|
.commit_rtv_cb = tu104_gr_init_commit_rtv_cb,
|
|
.commit_rops_crop_override = ga10b_gr_init_commit_rops_crop_override,
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
#ifdef CONFIG_NVGPU_GFXP
|
|
.preemption_state = gv11b_gr_init_preemption_state,
|
|
.get_ctx_attrib_cb_size = gp10b_gr_init_get_ctx_attrib_cb_size,
|
|
.commit_cbes_reserve = gv11b_gr_init_commit_cbes_reserve,
|
|
.commit_gfxp_rtv_cb = tu104_gr_init_commit_gfxp_rtv_cb,
|
|
.get_gfxp_rtv_cb_size = tu104_gr_init_get_gfxp_rtv_cb_size,
|
|
.get_attrib_cb_gfxp_default_size = ga10b_gr_init_get_attrib_cb_gfxp_default_size,
|
|
.get_attrib_cb_gfxp_size = ga10b_gr_init_get_attrib_cb_gfxp_size,
|
|
.gfxp_wfi_timeout = gv11b_gr_init_commit_gfxp_wfi_timeout,
|
|
.get_ctx_spill_size = ga10b_gr_init_get_ctx_spill_size,
|
|
.get_ctx_pagepool_size = gp10b_gr_init_get_ctx_pagepool_size,
|
|
.get_ctx_betacb_size = ga10b_gr_init_get_ctx_betacb_size,
|
|
.commit_ctxsw_spill = gv11b_gr_init_commit_ctxsw_spill,
|
|
#ifdef CONFIG_NVGPU_MIG
|
|
.is_allowed_reg = ga10b_gr_init_is_allowed_reg,
|
|
#endif
|
|
#endif /* CONFIG_NVGPU_GFXP */
|
|
};
|
|
|
|
static const struct gops_gr_intr ga10b_ops_gr_intr = {
|
|
.handle_fecs_error = gv11b_gr_intr_handle_fecs_error,
|
|
.handle_sw_method = ga10b_gr_intr_handle_sw_method,
|
|
.handle_class_error = gp10b_gr_intr_handle_class_error,
|
|
.clear_pending_interrupts = gm20b_gr_intr_clear_pending_interrupts,
|
|
.read_pending_interrupts = ga10b_gr_intr_read_pending_interrupts,
|
|
.handle_exceptions = ga10b_gr_intr_handle_exceptions,
|
|
.read_gpc_tpc_exception = gm20b_gr_intr_read_gpc_tpc_exception,
|
|
.read_gpc_exception = gm20b_gr_intr_read_gpc_exception,
|
|
.read_exception1 = gm20b_gr_intr_read_exception1,
|
|
.trapped_method_info = gm20b_gr_intr_get_trapped_method_info,
|
|
.handle_semaphore_pending = nvgpu_gr_intr_handle_semaphore_pending,
|
|
.handle_notify_pending = nvgpu_gr_intr_handle_notify_pending,
|
|
.handle_gcc_exception = gv11b_gr_intr_handle_gcc_exception,
|
|
.handle_gpc_gpcmmu_exception = ga10b_gr_intr_handle_gpc_gpcmmu_exception,
|
|
.handle_gpc_prop_exception = gv11b_gr_intr_handle_gpc_prop_exception,
|
|
.handle_gpc_zcull_exception = gv11b_gr_intr_handle_gpc_zcull_exception,
|
|
.handle_gpc_setup_exception = gv11b_gr_intr_handle_gpc_setup_exception,
|
|
.handle_gpc_pes_exception = gv11b_gr_intr_handle_gpc_pes_exception,
|
|
.handle_gpc_gpccs_exception = gv11b_gr_intr_handle_gpc_gpccs_exception,
|
|
.handle_gpc_zrop_hww = ga10b_gr_intr_handle_gpc_zrop_hww,
|
|
.handle_gpc_crop_hww = ga10b_gr_intr_handle_gpc_crop_hww,
|
|
.handle_gpc_rrh_hww = ga10b_gr_intr_handle_gpc_rrh_hww,
|
|
.get_tpc_exception = ga10b_gr_intr_get_tpc_exception,
|
|
.handle_tpc_mpc_exception = gv11b_gr_intr_handle_tpc_mpc_exception,
|
|
.handle_tpc_pe_exception = gv11b_gr_intr_handle_tpc_pe_exception,
|
|
.enable_hww_exceptions = gv11b_gr_intr_enable_hww_exceptions,
|
|
.enable_mask = ga10b_gr_intr_enable_mask,
|
|
.enable_interrupts = ga10b_gr_intr_enable_interrupts,
|
|
.enable_gpc_exceptions = ga10b_gr_intr_enable_gpc_exceptions,
|
|
.enable_gpc_crop_hww = ga10b_gr_intr_enable_gpc_crop_hww,
|
|
.enable_gpc_zrop_hww = ga10b_gr_intr_enable_gpc_zrop_hww,
|
|
.enable_exceptions = ga10b_gr_intr_enable_exceptions,
|
|
.nonstall_isr = NULL,
|
|
.handle_sm_exception = nvgpu_gr_intr_handle_sm_exception,
|
|
.stall_isr = nvgpu_gr_intr_stall_isr,
|
|
.retrigger = ga10b_gr_intr_retrigger,
|
|
.flush_channel_tlb = nvgpu_gr_intr_flush_channel_tlb,
|
|
.set_hww_esr_report_mask = ga10b_gr_intr_set_hww_esr_report_mask,
|
|
.handle_tpc_sm_ecc_exception = ga10b_gr_intr_handle_tpc_sm_ecc_exception,
|
|
.get_esr_sm_sel = gv11b_gr_intr_get_esr_sm_sel,
|
|
.clear_sm_hww = gv11b_gr_intr_clear_sm_hww,
|
|
.handle_ssync_hww = gv11b_gr_intr_handle_ssync_hww,
|
|
.record_sm_error_state = gv11b_gr_intr_record_sm_error_state,
|
|
.get_sm_hww_warp_esr = gv11b_gr_intr_get_warp_esr_sm_hww,
|
|
.get_sm_hww_warp_esr_pc = gv11b_gr_intr_get_warp_esr_pc_sm_hww,
|
|
.get_sm_hww_global_esr = gv11b_gr_intr_get_sm_hww_global_esr,
|
|
.get_sm_no_lock_down_hww_global_esr_mask = gv11b_gr_intr_get_sm_no_lock_down_hww_global_esr_mask,
|
|
.get_ctxsw_checksum_mismatch_mailbox_val = gv11b_gr_intr_ctxsw_checksum_mismatch_mailbox_val,
|
|
.sm_ecc_status_errors = ga10b_gr_intr_sm_ecc_status_errors,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.handle_tex_exception = NULL,
|
|
.set_shader_exceptions = gv11b_gr_intr_set_shader_exceptions,
|
|
.tpc_exception_sm_enable = gm20b_gr_intr_tpc_exception_sm_enable,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.tpc_exception_sm_disable = gm20b_gr_intr_tpc_exception_sm_disable,
|
|
.tpc_enabled_exceptions = gm20b_gr_intr_tpc_enabled_exceptions,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_gr_falcon ga10b_ops_gr_falcon = {
|
|
.handle_fecs_ecc_error = gv11b_gr_falcon_handle_fecs_ecc_error,
|
|
.read_fecs_ctxsw_mailbox = gm20b_gr_falcon_read_mailbox_fecs_ctxsw,
|
|
.fecs_host_clear_intr = gm20b_gr_falcon_fecs_host_clear_intr,
|
|
.fecs_host_intr_status = gm20b_gr_falcon_fecs_host_intr_status,
|
|
.fecs_base_addr = gm20b_gr_falcon_fecs_base_addr,
|
|
.gpccs_base_addr = gm20b_gr_falcon_gpccs_base_addr,
|
|
.set_current_ctx_invalid = gm20b_gr_falcon_set_current_ctx_invalid,
|
|
.dump_stats = ga10b_gr_falcon_dump_stats,
|
|
.fecs_ctxsw_mailbox_size = ga10b_gr_falcon_get_fecs_ctxsw_mailbox_size,
|
|
.fecs_ctxsw_clear_mailbox = ga10b_gr_falcon_fecs_ctxsw_clear_mailbox,
|
|
.get_fecs_ctx_state_store_major_rev_id = gm20b_gr_falcon_get_fecs_ctx_state_store_major_rev_id,
|
|
.start_gpccs = gm20b_gr_falcon_start_gpccs,
|
|
.start_fecs = gm20b_gr_falcon_start_fecs,
|
|
.get_gpccs_start_reg_offset = gm20b_gr_falcon_get_gpccs_start_reg_offset,
|
|
.bind_instblk = NULL,
|
|
.wait_mem_scrubbing = gm20b_gr_falcon_wait_mem_scrubbing,
|
|
.wait_ctxsw_ready = gm20b_gr_falcon_wait_ctxsw_ready,
|
|
.ctrl_ctxsw = ga100_gr_falcon_ctrl_ctxsw,
|
|
.get_current_ctx = gm20b_gr_falcon_get_current_ctx,
|
|
.get_ctx_ptr = gm20b_gr_falcon_get_ctx_ptr,
|
|
.get_fecs_current_ctx_data = gm20b_gr_falcon_get_fecs_current_ctx_data,
|
|
.init_ctx_state = gp10b_gr_falcon_init_ctx_state,
|
|
.fecs_host_int_enable = gv11b_gr_falcon_fecs_host_int_enable,
|
|
.read_fecs_ctxsw_status0 = gm20b_gr_falcon_read_status0_fecs_ctxsw,
|
|
.read_fecs_ctxsw_status1 = gm20b_gr_falcon_read_status1_fecs_ctxsw,
|
|
#ifdef CONFIG_NVGPU_GR_FALCON_NON_SECURE_BOOT
|
|
.load_ctxsw_ucode_header = gm20b_gr_falcon_load_ctxsw_ucode_header,
|
|
.load_ctxsw_ucode_boot = gm20b_gr_falcon_load_ctxsw_ucode_boot,
|
|
.load_gpccs_dmem = gm20b_gr_falcon_load_gpccs_dmem,
|
|
.gpccs_dmemc_write = ga10b_gr_falcon_gpccs_dmemc_write,
|
|
.load_fecs_dmem = gm20b_gr_falcon_load_fecs_dmem,
|
|
.fecs_dmemc_write = ga10b_gr_falcon_fecs_dmemc_write,
|
|
.load_gpccs_imem = gm20b_gr_falcon_load_gpccs_imem,
|
|
.gpccs_imemc_write = ga10b_gr_falcon_gpccs_imemc_write,
|
|
.load_fecs_imem = gm20b_gr_falcon_load_fecs_imem,
|
|
.fecs_imemc_write = ga10b_gr_falcon_fecs_imemc_write,
|
|
.start_ucode = gm20b_gr_falcon_start_ucode,
|
|
.load_ctxsw_ucode = nvgpu_gr_falcon_load_ctxsw_ucode,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_SIM
|
|
.configure_fmodel = gm20b_gr_falcon_configure_fmodel,
|
|
#endif
|
|
.get_fw_name = ga10b_gr_falcon_get_fw_name,
|
|
};
|
|
|
|
static const struct gops_gr ga10b_ops_gr = {
|
|
.gr_init_support = nvgpu_gr_init_support,
|
|
.gr_suspend = nvgpu_gr_suspend,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.vab_reserve = ga10b_gr_vab_reserve,
|
|
.vab_configure = ga10b_gr_vab_configure,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.get_gr_status = gr_gm20b_get_gr_status,
|
|
.set_alpha_circular_buffer_size = gr_gv11b_set_alpha_circular_buffer_size,
|
|
.set_circular_buffer_size = gr_ga10b_set_circular_buffer_size,
|
|
.get_sm_dsm_perf_regs = gv11b_gr_get_sm_dsm_perf_regs,
|
|
.get_sm_dsm_perf_ctrl_regs = gv11b_gr_get_sm_dsm_perf_ctrl_regs,
|
|
#ifdef CONFIG_NVGPU_TEGRA_FUSE
|
|
.set_gpc_tpc_mask = gr_gv11b_set_gpc_tpc_mask,
|
|
#endif
|
|
.dump_gr_regs = gr_ga10b_dump_gr_status_regs,
|
|
.update_pc_sampling = NULL,
|
|
.init_sm_dsm_reg_info = gv11b_gr_init_sm_dsm_reg_info,
|
|
.init_cyclestats = gr_gm20b_init_cyclestats,
|
|
.set_sm_debug_mode = gv11b_gr_set_sm_debug_mode,
|
|
.bpt_reg_info = gv11b_gr_bpt_reg_info,
|
|
.update_smpc_ctxsw_mode = gr_gk20a_update_smpc_ctxsw_mode,
|
|
.update_smpc_global_mode = tu104_gr_update_smpc_global_mode,
|
|
.update_hwpm_ctxsw_mode = gr_gk20a_update_hwpm_ctxsw_mode,
|
|
.disable_cau = tu104_gr_disable_cau,
|
|
.disable_smpc = tu104_gr_disable_smpc,
|
|
.get_hwpm_cau_init_data = ga10b_gr_get_hwpm_cau_init_data,
|
|
.init_cau = tu104_gr_init_cau,
|
|
.clear_sm_error_state = gv11b_gr_clear_sm_error_state,
|
|
.suspend_contexts = gr_gp10b_suspend_contexts,
|
|
.resume_contexts = gr_gk20a_resume_contexts,
|
|
.trigger_suspend = NULL,
|
|
.wait_for_pause = NULL,
|
|
.resume_from_pause = NULL,
|
|
.clear_sm_errors = gr_gk20a_clear_sm_errors,
|
|
.is_tsg_ctx_resident = gk20a_is_tsg_ctx_resident,
|
|
.sm_debugger_attached = gv11b_gr_sm_debugger_attached,
|
|
.suspend_single_sm = gv11b_gr_suspend_single_sm,
|
|
.suspend_all_sms = gv11b_gr_suspend_all_sms,
|
|
.resume_single_sm = gv11b_gr_resume_single_sm,
|
|
.resume_all_sms = gv11b_gr_resume_all_sms,
|
|
.lock_down_sm = gv11b_gr_lock_down_sm,
|
|
.wait_for_sm_lock_down = gv11b_gr_wait_for_sm_lock_down,
|
|
.init_ovr_sm_dsm_perf = gv11b_gr_init_ovr_sm_dsm_perf,
|
|
.get_ovr_perf_regs = gv11b_gr_get_ovr_perf_regs,
|
|
#ifdef CONFIG_NVGPU_CHANNEL_TSG_SCHEDULING
|
|
.set_boosted_ctx = NULL,
|
|
#endif
|
|
.pre_process_sm_exception = gr_gv11b_pre_process_sm_exception,
|
|
.set_bes_crop_debug3 = NULL,
|
|
.set_bes_crop_debug4 = ga10b_gr_set_gpcs_rops_crop_debug4,
|
|
.is_etpc_addr = gv11b_gr_pri_is_etpc_addr,
|
|
.egpc_etpc_priv_addr_table = gv11b_gr_egpc_etpc_priv_addr_table,
|
|
.get_egpc_base = gv11b_gr_get_egpc_base,
|
|
.get_egpc_etpc_num = gv11b_gr_get_egpc_etpc_num,
|
|
.is_egpc_addr = gv11b_gr_pri_is_egpc_addr,
|
|
.decode_egpc_addr = gv11b_gr_decode_egpc_addr,
|
|
.decode_priv_addr = gr_ga10b_decode_priv_addr,
|
|
.create_priv_addr_table = gr_ga10b_create_priv_addr_table,
|
|
.split_fbpa_broadcast_addr = gr_gk20a_split_fbpa_broadcast_addr,
|
|
.get_offset_in_gpccs_segment = NULL,
|
|
.process_context_buffer_priv_segment =
|
|
gr_ga10b_process_context_buffer_priv_segment,
|
|
.set_debug_mode = gm20b_gr_set_debug_mode,
|
|
.set_mmu_debug_mode = gm20b_gr_set_mmu_debug_mode,
|
|
.set_sched_wait_for_errbar = ga10b_gr_set_sched_wait_for_errbar,
|
|
.esr_bpt_pending_events = gv11b_gr_esr_bpt_pending_events,
|
|
.get_ctx_buffer_offsets = gr_gk20a_get_ctx_buffer_offsets,
|
|
.get_pm_ctx_buffer_offsets = gr_gk20a_get_pm_ctx_buffer_offsets,
|
|
.find_priv_offset_in_buffer =
|
|
gr_ga10b_find_priv_offset_in_buffer,
|
|
.check_warp_esr_error = ga10b_gr_check_warp_esr_error,
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
};
|
|
|
|
static const struct gops_class ga10b_ops_gpu_class = {
|
|
.is_valid = ga10b_class_is_valid,
|
|
.is_valid_compute = ga10b_class_is_valid_compute,
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
.is_valid_gfx = ga10b_class_is_valid_gfx,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_fb_ecc ga10b_ops_fb_ecc = {
|
|
.init = ga10b_fb_ecc_init,
|
|
.free = ga10b_fb_ecc_free,
|
|
.l2tlb_error_mask = ga10b_fb_ecc_l2tlb_error_mask,
|
|
};
|
|
|
|
static const struct gops_fb_intr ga10b_ops_fb_intr = {
|
|
.enable = ga10b_fb_intr_enable,
|
|
.disable = ga10b_fb_intr_disable,
|
|
.isr = ga10b_fb_intr_isr,
|
|
.is_mmu_fault_pending = NULL,
|
|
.handle_ecc = gv11b_fb_intr_handle_ecc,
|
|
.handle_ecc_l2tlb = ga10b_fb_intr_handle_ecc_l2tlb,
|
|
.handle_ecc_hubtlb = ga10b_fb_intr_handle_ecc_hubtlb,
|
|
.handle_ecc_fillunit = ga10b_fb_intr_handle_ecc_fillunit,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
static const struct gops_fb_vab ga10b_ops_fb_vab = {
|
|
.init = ga10b_fb_vab_init,
|
|
.set_vab_buffer_address = ga10b_fb_vab_set_vab_buffer_address,
|
|
.reserve = ga10b_fb_vab_reserve,
|
|
.dump_and_clear = ga10b_fb_vab_dump_and_clear,
|
|
.release = ga10b_fb_vab_release,
|
|
.teardown = ga10b_fb_vab_teardown,
|
|
.recover = ga10b_fb_vab_recover,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_fb ga10b_ops_fb = {
|
|
#ifdef CONFIG_NVGPU_INJECT_HWERR
|
|
.get_hubmmu_err_desc = gv11b_fb_intr_get_hubmmu_err_desc,
|
|
#endif /* CONFIG_NVGPU_INJECT_HWERR */
|
|
.init_hw = ga10b_fb_init_hw,
|
|
.init_fs_state = ga10b_fb_init_fs_state,
|
|
.set_mmu_page_size = NULL,
|
|
.mmu_ctrl = gm20b_fb_mmu_ctrl,
|
|
.mmu_debug_ctrl = gm20b_fb_mmu_debug_ctrl,
|
|
.mmu_debug_wr = gm20b_fb_mmu_debug_wr,
|
|
.mmu_debug_rd = gm20b_fb_mmu_debug_rd,
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
.cbc_configure = ga10b_fb_cbc_configure,
|
|
.cbc_get_alignment = tu104_fb_cbc_get_alignment,
|
|
.set_use_full_comp_tag_line = NULL,
|
|
.compression_page_size = gp10b_fb_compression_page_size,
|
|
.compressible_page_size = gp10b_fb_compressible_page_size,
|
|
.compression_align_mask = gm20b_fb_compression_align_mask,
|
|
#endif
|
|
.vpr_info_fetch = ga10b_fb_vpr_info_fetch,
|
|
.dump_vpr_info = ga10b_fb_dump_vpr_info,
|
|
.dump_wpr_info = ga10b_fb_dump_wpr_info,
|
|
.read_wpr_info = ga10b_fb_read_wpr_info,
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.is_debug_mode_enabled = gm20b_fb_debug_mode_enabled,
|
|
.set_debug_mode = gm20b_fb_set_debug_mode,
|
|
.set_mmu_debug_mode = gm20b_fb_set_mmu_debug_mode,
|
|
#endif
|
|
.tlb_invalidate = gm20b_fb_tlb_invalidate,
|
|
#ifdef CONFIG_NVGPU_REPLAYABLE_FAULT
|
|
.handle_replayable_fault = gv11b_fb_handle_replayable_mmu_fault,
|
|
.mmu_invalidate_replay = gv11b_fb_mmu_invalidate_replay,
|
|
#endif
|
|
.write_mmu_fault_buffer_lo_hi = gv11b_fb_write_mmu_fault_buffer_lo_hi,
|
|
.write_mmu_fault_buffer_get = fb_gv11b_write_mmu_fault_buffer_get,
|
|
.write_mmu_fault_buffer_size = gv11b_fb_write_mmu_fault_buffer_size,
|
|
.write_mmu_fault_status = gv11b_fb_write_mmu_fault_status,
|
|
.read_mmu_fault_buffer_get = gv11b_fb_read_mmu_fault_buffer_get,
|
|
.read_mmu_fault_buffer_put = gv11b_fb_read_mmu_fault_buffer_put,
|
|
.read_mmu_fault_buffer_size = gv11b_fb_read_mmu_fault_buffer_size,
|
|
.read_mmu_fault_addr_lo_hi = gv11b_fb_read_mmu_fault_addr_lo_hi,
|
|
.read_mmu_fault_inst_lo_hi = gv11b_fb_read_mmu_fault_inst_lo_hi,
|
|
.read_mmu_fault_info = gv11b_fb_read_mmu_fault_info,
|
|
.read_mmu_fault_status = gv11b_fb_read_mmu_fault_status,
|
|
.is_fault_buf_enabled = gv11b_fb_is_fault_buf_enabled,
|
|
.fault_buf_set_state_hw = gv11b_fb_fault_buf_set_state_hw,
|
|
.fault_buf_configure_hw = gv11b_fb_fault_buf_configure_hw,
|
|
.get_num_active_ltcs = ga10b_fb_get_num_active_ltcs,
|
|
#ifdef CONFIG_NVGPU_MIG
|
|
.config_veid_smc_map = ga10b_fb_config_veid_smc_map,
|
|
.set_smc_eng_config = ga10b_fb_set_smc_eng_config,
|
|
.set_remote_swizid = ga10b_fb_set_remote_swizid,
|
|
#endif
|
|
.set_atomic_mode = ga10b_fb_set_atomic_mode,
|
|
};
|
|
|
|
static const struct gops_cg ga10b_ops_cg = {
|
|
.slcg_bus_load_gating_prod = ga10b_slcg_bus_load_gating_prod,
|
|
.slcg_ce2_load_gating_prod = ga10b_slcg_ce2_load_gating_prod,
|
|
.slcg_chiplet_load_gating_prod = ga10b_slcg_chiplet_load_gating_prod,
|
|
.slcg_fb_load_gating_prod = ga10b_slcg_fb_load_gating_prod,
|
|
.slcg_fifo_load_gating_prod = NULL,
|
|
.slcg_runlist_load_gating_prod = ga10b_slcg_runlist_load_gating_prod,
|
|
.slcg_gr_load_gating_prod = ga10b_slcg_gr_load_gating_prod,
|
|
.slcg_ltc_load_gating_prod = ga10b_slcg_ltc_load_gating_prod,
|
|
.slcg_perf_load_gating_prod = ga10b_slcg_perf_load_gating_prod,
|
|
.slcg_priring_load_gating_prod = ga10b_slcg_priring_load_gating_prod,
|
|
.slcg_rs_ctrl_fbp_load_gating_prod =
|
|
ga10b_slcg_rs_ctrl_fbp_load_gating_prod,
|
|
.slcg_rs_ctrl_gpc_load_gating_prod =
|
|
ga10b_slcg_rs_ctrl_gpc_load_gating_prod,
|
|
.slcg_rs_ctrl_sys_load_gating_prod =
|
|
ga10b_slcg_rs_ctrl_sys_load_gating_prod,
|
|
.slcg_rs_fbp_load_gating_prod = ga10b_slcg_rs_fbp_load_gating_prod,
|
|
.slcg_rs_gpc_load_gating_prod = ga10b_slcg_rs_gpc_load_gating_prod,
|
|
.slcg_rs_sys_load_gating_prod = ga10b_slcg_rs_sys_load_gating_prod,
|
|
.slcg_pmu_load_gating_prod = ga10b_slcg_pmu_load_gating_prod,
|
|
.slcg_therm_load_gating_prod = ga10b_slcg_therm_load_gating_prod,
|
|
.slcg_xbar_load_gating_prod = ga10b_slcg_xbar_load_gating_prod,
|
|
.slcg_hshub_load_gating_prod = ga10b_slcg_hshub_load_gating_prod,
|
|
.slcg_timer_load_gating_prod = ga10b_slcg_timer_load_gating_prod,
|
|
.slcg_ctrl_load_gating_prod = ga10b_slcg_ctrl_load_gating_prod,
|
|
.slcg_gsp_load_gating_prod = ga10b_slcg_gsp_load_gating_prod,
|
|
.blcg_bus_load_gating_prod = ga10b_blcg_bus_load_gating_prod,
|
|
.blcg_ce_load_gating_prod = ga10b_blcg_ce_load_gating_prod,
|
|
.blcg_fb_load_gating_prod = ga10b_blcg_fb_load_gating_prod,
|
|
.blcg_fifo_load_gating_prod = NULL,
|
|
.blcg_runlist_load_gating_prod = ga10b_blcg_runlist_load_gating_prod,
|
|
.blcg_gr_load_gating_prod = ga10b_blcg_gr_load_gating_prod,
|
|
.blcg_ltc_load_gating_prod = ga10b_blcg_ltc_load_gating_prod,
|
|
.blcg_pmu_load_gating_prod = ga10b_blcg_pmu_load_gating_prod,
|
|
.blcg_xbar_load_gating_prod = ga10b_blcg_xbar_load_gating_prod,
|
|
.blcg_hshub_load_gating_prod = ga10b_blcg_hshub_load_gating_prod,
|
|
.elcg_ce_load_gating_prod = ga10b_elcg_ce_load_gating_prod,
|
|
};
|
|
|
|
static const struct gops_fifo ga10b_ops_fifo = {
|
|
.fifo_init_support = nvgpu_fifo_init_support,
|
|
.fifo_suspend = nvgpu_fifo_suspend,
|
|
.init_fifo_setup_hw = ga10b_init_fifo_setup_hw,
|
|
.preempt_channel = gv11b_fifo_preempt_channel,
|
|
.preempt_tsg = nvgpu_fifo_preempt_tsg,
|
|
.preempt_trigger = ga10b_fifo_preempt_trigger,
|
|
.preempt_poll_pbdma = gv11b_fifo_preempt_poll_pbdma,
|
|
.is_preempt_pending = gv11b_fifo_is_preempt_pending,
|
|
.reset_enable_hw = ga10b_init_fifo_reset_enable_hw,
|
|
#ifdef CONFIG_NVGPU_RECOVERY
|
|
.recover = gv11b_fifo_recover,
|
|
#endif
|
|
.intr_set_recover_mask = ga10b_fifo_intr_set_recover_mask,
|
|
.intr_unset_recover_mask = ga10b_fifo_intr_unset_recover_mask,
|
|
.setup_sw = nvgpu_fifo_setup_sw,
|
|
.cleanup_sw = nvgpu_fifo_cleanup_sw,
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.set_sm_exception_type_mask = nvgpu_tsg_set_sm_exception_type_mask,
|
|
#endif
|
|
.intr_top_enable = ga10b_fifo_intr_top_enable,
|
|
.intr_0_enable = ga10b_fifo_intr_0_enable,
|
|
.intr_1_enable = ga10b_fifo_intr_1_enable,
|
|
.intr_0_isr = ga10b_fifo_intr_0_isr,
|
|
.intr_1_isr = NULL,
|
|
.runlist_intr_retrigger = ga10b_fifo_runlist_intr_retrigger,
|
|
.handle_sched_error = NULL,
|
|
.ctxsw_timeout_enable = ga10b_fifo_ctxsw_timeout_enable,
|
|
.handle_ctxsw_timeout = NULL,
|
|
.trigger_mmu_fault = NULL,
|
|
.get_mmu_fault_info = NULL,
|
|
.get_mmu_fault_desc = NULL,
|
|
.get_mmu_fault_client_desc = NULL,
|
|
.get_mmu_fault_gpc_desc = NULL,
|
|
.get_runlist_timeslice = NULL,
|
|
.get_pb_timeslice = NULL,
|
|
.mmu_fault_id_to_pbdma_id = ga10b_fifo_mmu_fault_id_to_pbdma_id,
|
|
};
|
|
|
|
static const struct gops_engine ga10b_ops_engine = {
|
|
.is_fault_engine_subid_gpc = gv11b_is_fault_engine_subid_gpc,
|
|
.init_ce_info = gp10b_engine_init_ce_info,
|
|
};
|
|
|
|
static const struct gops_pbdma ga10b_ops_pbdma = {
|
|
.setup_sw = nvgpu_pbdma_setup_sw,
|
|
.cleanup_sw = nvgpu_pbdma_cleanup_sw,
|
|
.setup_hw = NULL,
|
|
.intr_enable = ga10b_pbdma_intr_enable,
|
|
.intr_0_en_set_tree_mask = ga10b_pbdma_intr_0_en_set_tree_mask,
|
|
.intr_0_en_clear_tree_mask = ga10b_pbdma_intr_0_en_clear_tree_mask,
|
|
.intr_1_en_set_tree_mask = ga10b_pbdma_intr_1_en_set_tree_mask,
|
|
.intr_1_en_clear_tree_mask = ga10b_pbdma_intr_1_en_clear_tree_mask,
|
|
.acquire_val = gm20b_pbdma_acquire_val,
|
|
.get_signature = gp10b_pbdma_get_signature,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.syncpt_debug_dump = NULL,
|
|
.dump_status = ga10b_pbdma_dump_status,
|
|
#endif
|
|
.handle_intr_0 = ga10b_pbdma_handle_intr_0,
|
|
.handle_intr_1 = ga10b_pbdma_handle_intr_1,
|
|
.handle_intr = ga10b_pbdma_handle_intr,
|
|
.set_clear_intr_offsets = ga10b_pbdma_set_clear_intr_offsets,
|
|
.read_data = ga10b_pbdma_read_data,
|
|
.reset_header = ga10b_pbdma_reset_header,
|
|
.device_fatal_0_intr_descs = ga10b_pbdma_device_fatal_0_intr_descs,
|
|
.channel_fatal_0_intr_descs = ga10b_pbdma_channel_fatal_0_intr_descs,
|
|
.restartable_0_intr_descs = gm20b_pbdma_restartable_0_intr_descs,
|
|
.format_gpfifo_entry = gm20b_pbdma_format_gpfifo_entry,
|
|
.get_gp_base = gm20b_pbdma_get_gp_base,
|
|
.get_gp_base_hi = gm20b_pbdma_get_gp_base_hi,
|
|
.get_fc_formats = NULL,
|
|
.get_fc_pb_header = gv11b_pbdma_get_fc_pb_header,
|
|
.get_fc_subdevice = gm20b_pbdma_get_fc_subdevice,
|
|
.get_fc_target = ga10b_pbdma_get_fc_target,
|
|
.get_ctrl_hce_priv_mode_yes = gm20b_pbdma_get_ctrl_hce_priv_mode_yes,
|
|
.get_userd_aperture_mask = NULL,
|
|
.get_userd_addr = NULL,
|
|
.get_userd_hi_addr = NULL,
|
|
.get_fc_runlist_timeslice = NULL,
|
|
.get_config_auth_level_privileged = gp10b_pbdma_get_config_auth_level_privileged,
|
|
.set_channel_info_veid = gv11b_pbdma_set_channel_info_veid,
|
|
.set_channel_info_chid = ga10b_pbdma_set_channel_info_chid,
|
|
.set_intr_notify = ga10b_pbdma_set_intr_notify,
|
|
.report_error = ga10b_pbdma_report_error,
|
|
.config_userd_writeback_enable = gv11b_pbdma_config_userd_writeback_enable,
|
|
.get_mmu_fault_id = ga10b_pbdma_get_mmu_fault_id,
|
|
.get_num_of_pbdmas = ga10b_pbdma_get_num_of_pbdmas,
|
|
};
|
|
|
|
#ifdef CONFIG_TEGRA_GK20A_NVHOST
|
|
static const struct gops_sync_syncpt ga10b_ops_sync_syncpt = {
|
|
.alloc_buf = gv11b_syncpt_alloc_buf,
|
|
.free_buf = gv11b_syncpt_free_buf,
|
|
#ifdef CONFIG_NVGPU_KERNEL_MODE_SUBMIT
|
|
.add_wait_cmd = gv11b_syncpt_add_wait_cmd,
|
|
.get_wait_cmd_size = gv11b_syncpt_get_wait_cmd_size,
|
|
.add_incr_cmd = gv11b_syncpt_add_incr_cmd,
|
|
.get_incr_cmd_size = gv11b_syncpt_get_incr_cmd_size,
|
|
.get_incr_per_release = gv11b_syncpt_get_incr_per_release,
|
|
#endif
|
|
.get_sync_ro_map = gv11b_syncpt_get_sync_ro_map,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_SW_SEMAPHORE
|
|
static const struct gops_sync_sema ga10b_ops_sync_sema = {
|
|
.add_wait_cmd = gv11b_sema_add_wait_cmd,
|
|
.get_wait_cmd_size = gv11b_sema_get_wait_cmd_size,
|
|
.add_incr_cmd = gv11b_sema_add_incr_cmd,
|
|
.get_incr_cmd_size = gv11b_sema_get_incr_cmd_size,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_sync ga10b_ops_sync = {
|
|
};
|
|
|
|
static const struct gops_engine_status ga10b_ops_engine_status = {
|
|
.read_engine_status_info = ga10b_read_engine_status_info,
|
|
/* TODO update this hal for ga10b */
|
|
.dump_engine_status = gv100_dump_engine_status,
|
|
};
|
|
|
|
static const struct gops_pbdma_status ga10b_ops_pbdma_status = {
|
|
.read_pbdma_status_info = ga10b_read_pbdma_status_info,
|
|
};
|
|
|
|
static const struct gops_ramfc ga10b_ops_ramfc = {
|
|
.setup = ga10b_ramfc_setup,
|
|
.capture_ram_dump = ga10b_ramfc_capture_ram_dump,
|
|
.commit_userd = NULL,
|
|
.get_syncpt = NULL,
|
|
.set_syncpt = NULL,
|
|
};
|
|
|
|
static const struct gops_ramin ga10b_ops_ramin = {
|
|
.set_gr_ptr = gv11b_ramin_set_gr_ptr,
|
|
.set_big_page_size = gm20b_ramin_set_big_page_size,
|
|
.init_pdb = ga10b_ramin_init_pdb,
|
|
.init_subctx_pdb_map = gv11b_ramin_init_subctx_pdb_map,
|
|
.set_subctx_pdb_info = gv11b_ramin_set_subctx_pdb_info,
|
|
.init_subctx_pdb = gv11b_ramin_init_subctx_pdb,
|
|
.init_subctx_mask = gv11b_ramin_init_subctx_valid_mask,
|
|
.set_adr_limit = NULL,
|
|
.base_shift = gk20a_ramin_base_shift,
|
|
.alloc_size = gk20a_ramin_alloc_size,
|
|
.set_eng_method_buffer = gv11b_ramin_set_eng_method_buffer,
|
|
.set_magic_value = ga10b_ramin_set_magic_value,
|
|
};
|
|
|
|
static const struct gops_runlist ga10b_ops_runlist = {
|
|
#ifdef NVGPU_CHANNEL_TSG_SCHEDULING
|
|
.reschedule = gv11b_runlist_reschedule,
|
|
.reschedule_preempt_next_locked = ga10b_fifo_reschedule_preempt_next,
|
|
#endif
|
|
.update = nvgpu_runlist_update,
|
|
.reload = nvgpu_runlist_reload,
|
|
.count_max = ga10b_runlist_count_max,
|
|
.entry_size = gv11b_runlist_entry_size,
|
|
.length_max = ga10b_runlist_length_max,
|
|
.get_tsg_entry = gv11b_runlist_get_tsg_entry,
|
|
.get_ch_entry = gv11b_runlist_get_ch_entry,
|
|
.hw_submit = ga10b_runlist_hw_submit,
|
|
.check_pending = ga10b_runlist_check_pending,
|
|
.write_state = ga10b_runlist_write_state,
|
|
.get_runlist_id = ga10b_runlist_get_runlist_id,
|
|
.get_runlist_aperture = ga10b_get_runlist_aperture,
|
|
.get_engine_id_from_rleng_id = ga10b_runlist_get_engine_id_from_rleng_id,
|
|
.get_chram_bar0_offset = ga10b_runlist_get_chram_bar0_offset,
|
|
.get_pbdma_info = ga10b_runlist_get_pbdma_info,
|
|
.get_engine_intr_id = ga10b_runlist_get_engine_intr_id,
|
|
.init_enginfo = nvgpu_runlist_init_enginfo,
|
|
.get_tsg_max_timeslice = gv11b_runlist_max_timeslice,
|
|
.get_esched_fb_thread_id = ga10b_runlist_get_esched_fb_thread_id,
|
|
.get_max_channels_per_tsg = gv11b_runlist_get_max_channels_per_tsg,
|
|
};
|
|
|
|
static const struct gops_userd ga10b_ops_userd = {
|
|
#ifdef CONFIG_NVGPU_USERD
|
|
.setup_sw = nvgpu_userd_setup_sw,
|
|
.cleanup_sw = nvgpu_userd_cleanup_sw,
|
|
.init_mem = ga10b_userd_init_mem,
|
|
#ifdef CONFIG_NVGPU_KERNEL_MODE_SUBMIT
|
|
.gp_get = gv11b_userd_gp_get,
|
|
.gp_put = gv11b_userd_gp_put,
|
|
.pb_get = gv11b_userd_pb_get,
|
|
#endif
|
|
#endif /* CONFIG_NVGPU_USERD */
|
|
.entry_size = gk20a_userd_entry_size,
|
|
};
|
|
|
|
static const struct gops_channel ga10b_ops_channel = {
|
|
.alloc_inst = nvgpu_channel_alloc_inst,
|
|
.free_inst = nvgpu_channel_free_inst,
|
|
.bind = ga10b_channel_bind,
|
|
.unbind = ga10b_channel_unbind,
|
|
.clear = ga10b_channel_unbind,
|
|
.enable = ga10b_channel_enable,
|
|
.disable = ga10b_channel_disable,
|
|
.count = ga10b_channel_count,
|
|
.read_state = ga10b_channel_read_state,
|
|
.force_ctx_reload = ga10b_channel_force_ctx_reload,
|
|
.abort_clean_up = nvgpu_channel_abort_clean_up,
|
|
.suspend_all_serviceable_ch = nvgpu_channel_suspend_all_serviceable_ch,
|
|
.resume_all_serviceable_ch = nvgpu_channel_resume_all_serviceable_ch,
|
|
.set_error_notifier = nvgpu_set_err_notifier_if_empty,
|
|
.reset_faulted = ga10b_channel_reset_faulted,
|
|
};
|
|
|
|
static const struct gops_tsg ga10b_ops_tsg = {
|
|
.enable = gv11b_tsg_enable,
|
|
.disable = nvgpu_tsg_disable,
|
|
.init_subctx_state = gv11b_tsg_init_subctx_state,
|
|
.deinit_subctx_state = gv11b_tsg_deinit_subctx_state,
|
|
.add_subctx_channel_hw = gv11b_tsg_add_subctx_channel_hw,
|
|
.remove_subctx_channel_hw = gv11b_tsg_remove_subctx_channel_hw,
|
|
.init_eng_method_buffers = gv11b_tsg_init_eng_method_buffers,
|
|
.deinit_eng_method_buffers = gv11b_tsg_deinit_eng_method_buffers,
|
|
.bind_channel = NULL,
|
|
.bind_channel_eng_method_buffers = gv11b_tsg_bind_channel_eng_method_buffers,
|
|
.unbind_channel = NULL,
|
|
.unbind_channel_check_hw_state = nvgpu_tsg_unbind_channel_hw_state_check,
|
|
.unbind_channel_check_hw_next = ga10b_tsg_unbind_channel_check_hw_next,
|
|
.unbind_channel_check_ctx_reload = nvgpu_tsg_unbind_channel_ctx_reload_check,
|
|
.unbind_channel_check_eng_faulted = gv11b_tsg_unbind_channel_check_eng_faulted,
|
|
#ifdef CONFIG_NVGPU_KERNEL_MODE_SUBMIT
|
|
.check_ctxsw_timeout = nvgpu_tsg_check_ctxsw_timeout,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_CHANNEL_TSG_CONTROL
|
|
.force_reset = nvgpu_tsg_force_reset_ch,
|
|
.post_event_id = nvgpu_tsg_post_event_id,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_CHANNEL_TSG_SCHEDULING
|
|
.set_timeslice = nvgpu_tsg_set_timeslice,
|
|
.set_long_timeslice = nvgpu_tsg_set_long_timeslice,
|
|
#endif
|
|
.default_timeslice_us = nvgpu_tsg_default_timeslice_us,
|
|
};
|
|
|
|
static const struct gops_usermode ga10b_ops_usermode = {
|
|
.setup_hw = ga10b_usermode_setup_hw,
|
|
.base = tu104_usermode_base,
|
|
.bus_base = tu104_usermode_bus_base,
|
|
.ring_doorbell = tu104_usermode_ring_doorbell,
|
|
.doorbell_token = tu104_usermode_doorbell_token,
|
|
};
|
|
|
|
static const struct gops_netlist ga10b_ops_netlist = {
|
|
.get_netlist_name = ga10b_netlist_get_name,
|
|
.is_fw_defined = ga10b_netlist_is_firmware_defined,
|
|
};
|
|
|
|
static const struct gops_mm_mmu_fault ga10b_ops_mm_mmu_fault = {
|
|
.setup_sw = gv11b_mm_mmu_fault_setup_sw,
|
|
.setup_hw = gv11b_mm_mmu_fault_setup_hw,
|
|
.info_mem_destroy = gv11b_mm_mmu_fault_info_mem_destroy,
|
|
.disable_hw = gv11b_mm_mmu_fault_disable_hw,
|
|
.parse_mmu_fault_info = ga10b_mm_mmu_fault_parse_mmu_fault_info,
|
|
};
|
|
|
|
static const struct gops_mm_cache ga10b_ops_mm_cache = {
|
|
.fb_flush = gk20a_mm_fb_flush,
|
|
.l2_invalidate = gk20a_mm_l2_invalidate,
|
|
.l2_flush = gv11b_mm_l2_flush,
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
.cbc_clean = gk20a_mm_cbc_clean,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_mm_gmmu ga10b_ops_mm_gmmu = {
|
|
.get_mmu_levels = ga10b_mm_get_mmu_levels,
|
|
.get_max_page_table_levels = ga10b_get_max_page_table_levels,
|
|
.map = nvgpu_gmmu_map_locked,
|
|
.unmap = nvgpu_gmmu_unmap_locked,
|
|
.get_big_page_sizes = gm20b_mm_get_big_page_sizes,
|
|
.get_default_big_page_size = nvgpu_gmmu_default_big_page_size,
|
|
.get_iommu_bit = ga10b_mm_get_iommu_bit,
|
|
.gpu_phys_addr = gv11b_gpu_phys_addr,
|
|
};
|
|
|
|
static const struct gops_mm ga10b_ops_mm = {
|
|
.init_mm_support = nvgpu_init_mm_support,
|
|
.pd_cache_init = nvgpu_pd_cache_init,
|
|
.mm_suspend = nvgpu_mm_suspend,
|
|
.vm_bind_channel = nvgpu_vm_bind_channel,
|
|
.setup_hw = nvgpu_mm_setup_hw,
|
|
.is_bar1_supported = gv11b_mm_is_bar1_supported,
|
|
.init_inst_block = gv11b_mm_init_inst_block,
|
|
.init_inst_block_core = gv11b_mm_init_inst_block_core,
|
|
.init_bar2_vm = gp10b_mm_init_bar2_vm,
|
|
.remove_bar2_vm = gp10b_mm_remove_bar2_vm,
|
|
.get_default_va_sizes = gp10b_mm_get_default_va_sizes,
|
|
.bar1_map_userd = NULL,
|
|
};
|
|
|
|
static const struct gops_therm ga10b_ops_therm = {
|
|
.therm_max_fpdiv_factor = ga10b_therm_max_fpdiv_factor,
|
|
.therm_grad_stepping_pdiv_duration =
|
|
ga10b_therm_grad_stepping_pdiv_duration,
|
|
.init_therm_support = nvgpu_init_therm_support,
|
|
.init_therm_setup_hw = gv11b_init_therm_setup_hw,
|
|
.init_elcg_mode = gv11b_therm_init_elcg_mode,
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
.init_blcg_mode = gm20b_therm_init_blcg_mode,
|
|
#endif
|
|
.elcg_init_idle_filters = ga10b_elcg_init_idle_filters,
|
|
};
|
|
|
|
static const struct gops_gsp ga10b_ops_gsp = {
|
|
.falcon_base_addr = ga10b_gsp_falcon_base_addr,
|
|
.falcon2_base_addr = ga10b_gsp_falcon2_base_addr,
|
|
.gsp_reset = ga10b_gsp_engine_reset,
|
|
.validate_mem_integrity = ga10b_gsp_validate_mem_integrity,
|
|
.is_debug_mode_enabled = ga10b_gsp_is_debug_mode_en,
|
|
#ifdef CONFIG_NVGPU_GSP_SCHEDULER
|
|
/* interrupt */
|
|
.enable_irq = ga10b_gsp_enable_irq,
|
|
.gsp_isr = ga10b_gsp_isr,
|
|
.set_msg_intr = ga10b_gsp_set_msg_intr,
|
|
|
|
/* queue */
|
|
.gsp_get_queue_head = ga10b_gsp_queue_head_r,
|
|
.gsp_get_queue_head_size = ga10b_gsp_queue_head__size_1_v,
|
|
.gsp_get_queue_tail = ga10b_gsp_queue_tail_r,
|
|
.gsp_get_queue_tail_size = ga10b_gsp_queue_tail__size_1_v,
|
|
.gsp_copy_to_emem = ga10b_gsp_flcn_copy_to_emem,
|
|
.gsp_copy_from_emem = ga10b_gsp_flcn_copy_from_emem,
|
|
.gsp_queue_head = ga10b_gsp_queue_head,
|
|
.gsp_queue_tail = ga10b_gsp_queue_tail,
|
|
.msgq_tail = ga10b_gsp_msgq_tail,
|
|
|
|
.falcon_setup_boot_config = ga10b_gsp_flcn_setup_boot_config,
|
|
#endif /* CONFIG_NVGPU_GSP_SCHEDULER */
|
|
};
|
|
|
|
static const struct gops_pmu ga10b_ops_pmu = {
|
|
.ecc_init = gv11b_pmu_ecc_init,
|
|
.ecc_free = gv11b_pmu_ecc_free,
|
|
#ifdef CONFIG_NVGPU_INJECT_HWERR
|
|
.get_pmu_err_desc = gv11b_pmu_intr_get_err_desc,
|
|
#endif /* CONFIG_NVGPU_INJECT_HWERR */
|
|
/*
|
|
* Basic init ops are must, as PMU engine used by ACR to
|
|
* load & bootstrap GR LS falcons without LS PMU, remaining
|
|
* ops can be assigned/ignored as per build flag request
|
|
*/
|
|
/* Basic init ops */
|
|
.pmu_early_init = nvgpu_pmu_early_init,
|
|
#ifdef CONFIG_NVGPU_POWER_PG
|
|
.pmu_restore_golden_img_state = nvgpu_pmu_restore_golden_img_state,
|
|
#endif
|
|
.is_pmu_supported = ga10b_is_pmu_supported,
|
|
.falcon_base_addr = gv11b_pmu_falcon_base_addr,
|
|
.falcon2_base_addr = ga10b_pmu_falcon2_base_addr,
|
|
.pmu_reset = nvgpu_pmu_reset,
|
|
.reset_engine = gv11b_pmu_engine_reset,
|
|
.is_engine_in_reset = gv11b_pmu_is_engine_in_reset,
|
|
.is_debug_mode_enabled = ga10b_pmu_is_debug_mode_en,
|
|
/* aperture set up is moved to acr */
|
|
.setup_apertures = NULL,
|
|
.flcn_setup_boot_config = gv11b_pmu_flcn_setup_boot_config,
|
|
.pmu_clear_bar0_host_err_status = gv11b_clear_pmu_bar0_host_err_status,
|
|
.bar0_error_status = gv11b_pmu_bar0_error_status,
|
|
.validate_mem_integrity = gv11b_pmu_validate_mem_integrity,
|
|
.pmu_enable_irq = ga10b_pmu_enable_irq,
|
|
.get_irqdest = gv11b_pmu_get_irqdest,
|
|
.get_irqmask = ga10b_pmu_get_irqmask,
|
|
.pmu_isr = gk20a_pmu_isr,
|
|
.handle_ext_irq = ga10b_pmu_handle_ext_irq,
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
.get_inst_block_config = ga10b_pmu_get_inst_block_config,
|
|
/* Init */
|
|
.pmu_rtos_init = nvgpu_pmu_rtos_init,
|
|
.pmu_pstate_sw_setup = nvgpu_pmu_pstate_sw_setup,
|
|
.pmu_pstate_pmu_setup = nvgpu_pmu_pstate_pmu_setup,
|
|
.pmu_destroy = nvgpu_pmu_destroy,
|
|
/* ISR */
|
|
.pmu_is_interrupted = ga10b_pmu_is_interrupted,
|
|
.handle_swgen1_irq = ga10b_pmu_handle_swgen1_irq,
|
|
/* queue */
|
|
.pmu_get_queue_head = gv11b_pmu_queue_head_r,
|
|
.pmu_get_queue_head_size = gv11b_pmu_queue_head__size_1_v,
|
|
.pmu_get_queue_tail = gv11b_pmu_queue_tail_r,
|
|
.pmu_get_queue_tail_size = gv11b_pmu_queue_tail__size_1_v,
|
|
.pmu_queue_head = gk20a_pmu_queue_head,
|
|
.pmu_queue_tail = gk20a_pmu_queue_tail,
|
|
.pmu_msgq_tail = gk20a_pmu_msgq_tail,
|
|
/* mutex */
|
|
.pmu_mutex_size = gv11b_pmu_mutex__size_1_v,
|
|
.pmu_mutex_owner = gk20a_pmu_mutex_owner,
|
|
.pmu_mutex_acquire = gk20a_pmu_mutex_acquire,
|
|
.pmu_mutex_release = gk20a_pmu_mutex_release,
|
|
/* power-gating */
|
|
.pmu_setup_elpg = NULL,
|
|
.pmu_pg_idle_counter_config = gk20a_pmu_pg_idle_counter_config,
|
|
.pmu_dump_elpg_stats = ga10b_pmu_dump_elpg_stats,
|
|
/* perfmon */
|
|
.pmu_init_perfmon_counter = ga10b_pmu_init_perfmon_counter,
|
|
.pmu_read_idle_counter = ga10b_pmu_read_idle_counter,
|
|
.pmu_reset_idle_counter = ga10b_pmu_reset_idle_counter,
|
|
.pmu_read_idle_intr_status = gk20a_pmu_read_idle_intr_status,
|
|
.pmu_clear_idle_intr_status = gk20a_pmu_clear_idle_intr_status,
|
|
/* debug */
|
|
.dump_secure_fuses = pmu_dump_security_fuses_gm20b,
|
|
.pmu_dump_falcon_stats = gk20a_pmu_dump_falcon_stats,
|
|
/* PMU ucode */
|
|
.pmu_ns_bootstrap = ga10b_pmu_ns_bootstrap,
|
|
.secured_pmu_start = gv11b_secured_pmu_start,
|
|
.write_dmatrfbase = gv11b_write_dmatrfbase,
|
|
#endif
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_CLK_ARB
|
|
static const struct gops_clk_arb ga10b_ops_clk_arb = {
|
|
.clk_arb_init_arbiter = nvgpu_clk_arb_init_arbiter,
|
|
.check_clk_arb_support = gp10b_check_clk_arb_support,
|
|
.get_arbiter_clk_domains = gp10b_get_arbiter_clk_domains,
|
|
.get_arbiter_f_points = gp10b_get_arbiter_f_points,
|
|
.get_arbiter_clk_range = gp10b_get_arbiter_clk_range,
|
|
.get_arbiter_clk_default = gp10b_get_arbiter_clk_default,
|
|
.arbiter_clk_init = gp10b_init_clk_arbiter,
|
|
.clk_arb_run_arbiter_cb = gp10b_clk_arb_run_arbiter_cb,
|
|
.clk_arb_cleanup = gp10b_clk_arb_cleanup,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
static const struct gops_regops ga10b_ops_regops = {
|
|
.exec_regops = exec_regops_gk20a,
|
|
.get_global_whitelist_ranges = ga10b_get_global_whitelist_ranges,
|
|
.get_global_whitelist_ranges_count = ga10b_get_global_whitelist_ranges_count,
|
|
.get_context_whitelist_ranges = ga10b_get_context_whitelist_ranges,
|
|
.get_context_whitelist_ranges_count = ga10b_get_context_whitelist_ranges_count,
|
|
.get_runcontrol_whitelist = ga10b_get_runcontrol_whitelist,
|
|
.get_runcontrol_whitelist_count = ga10b_get_runcontrol_whitelist_count,
|
|
.get_hwpm_router_register_stride = ga10b_get_hwpm_router_register_stride,
|
|
.get_hwpm_perfmon_register_stride = ga10b_get_hwpm_perfmon_register_stride,
|
|
.get_hwpm_pma_channel_register_stride = ga10b_get_hwpm_pma_channel_register_stride,
|
|
.get_hwpm_pma_trigger_register_stride = ga10b_get_hwpm_pma_trigger_register_stride,
|
|
.get_smpc_register_stride = ga10b_get_smpc_register_stride,
|
|
.get_cau_register_stride = ga10b_get_cau_register_stride,
|
|
.get_hwpm_perfmon_register_offset_allowlist =
|
|
ga10b_get_hwpm_perfmon_register_offset_allowlist,
|
|
.get_hwpm_router_register_offset_allowlist =
|
|
ga10b_get_hwpm_router_register_offset_allowlist,
|
|
.get_hwpm_pma_channel_register_offset_allowlist =
|
|
ga10b_get_hwpm_pma_channel_register_offset_allowlist,
|
|
.get_hwpm_pma_trigger_register_offset_allowlist =
|
|
ga10b_get_hwpm_pma_trigger_register_offset_allowlist,
|
|
.get_smpc_register_offset_allowlist = ga10b_get_smpc_register_offset_allowlist,
|
|
.get_cau_register_offset_allowlist = ga10b_get_cau_register_offset_allowlist,
|
|
.get_hwpm_perfmon_register_ranges = ga10b_get_hwpm_perfmon_register_ranges,
|
|
.get_hwpm_router_register_ranges = ga10b_get_hwpm_router_register_ranges,
|
|
.get_hwpm_pma_channel_register_ranges = ga10b_get_hwpm_pma_channel_register_ranges,
|
|
.get_hwpm_pc_sampler_register_ranges = ga10b_get_hwpm_pc_sampler_register_ranges,
|
|
.get_hwpm_pma_trigger_register_ranges = ga10b_get_hwpm_pma_trigger_register_ranges,
|
|
.get_smpc_register_ranges = ga10b_get_smpc_register_ranges,
|
|
.get_cau_register_ranges = ga10b_get_cau_register_ranges,
|
|
.get_hwpm_perfmux_register_ranges = ga10b_get_hwpm_perfmux_register_ranges,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_mc ga10b_ops_mc = {
|
|
.get_chip_details = gm20b_get_chip_details,
|
|
.intr_mask = ga10b_intr_mask_top,
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
.intr_enable = NULL,
|
|
#endif
|
|
.intr_nonstall_unit_config = ga10b_intr_host2soc_0_unit_config,
|
|
.intr_nonstall = ga10b_intr_host2soc_0,
|
|
.intr_nonstall_pause = ga10b_intr_host2soc_0_pause,
|
|
.intr_nonstall_resume = ga10b_intr_host2soc_0_resume,
|
|
.isr_nonstall = ga10b_intr_isr_host2soc_0,
|
|
.intr_stall_unit_config = ga10b_intr_stall_unit_config,
|
|
.intr_stall = ga10b_intr_stall,
|
|
.intr_stall_pause = ga10b_intr_stall_pause,
|
|
.intr_stall_resume = ga10b_intr_stall_resume,
|
|
.isr_stall = ga10b_intr_isr_stall,
|
|
.is_intr1_pending = NULL,
|
|
.enable_units = ga10b_mc_enable_units,
|
|
.enable_dev = ga10b_mc_enable_dev,
|
|
.enable_devtype = ga10b_mc_enable_devtype,
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
.elpg_enable = ga10b_mc_elpg_enable,
|
|
.log_pending_intrs = ga10b_intr_log_pending_intrs,
|
|
#endif
|
|
.is_intr_hub_pending = NULL,
|
|
.is_stall_and_eng_intr_pending = ga10b_intr_is_stall_and_eng_intr_pending,
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
.is_enabled = gm20b_mc_is_enabled,
|
|
#endif
|
|
.fb_reset = NULL,
|
|
.ltc_isr = mc_tu104_ltc_isr,
|
|
.is_mmu_fault_pending = ga10b_intr_is_mmu_fault_pending,
|
|
.intr_get_unit_info = ga10b_mc_intr_get_unit_info,
|
|
};
|
|
|
|
static const struct gops_debug ga10b_ops_debug = {
|
|
.show_dump = gk20a_debug_show_dump,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
static const struct gops_debugger ga10b_ops_debugger = {
|
|
.post_events = nvgpu_dbg_gpu_post_events,
|
|
.dbg_set_powergate = nvgpu_dbg_set_powergate,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
static const struct gops_perf ga10b_ops_perf = {
|
|
.enable_membuf = ga10b_perf_enable_membuf,
|
|
.disable_membuf = ga10b_perf_disable_membuf,
|
|
.bind_mem_bytes_buffer_addr = ga10b_perf_bind_mem_bytes_buffer_addr,
|
|
.init_inst_block = ga10b_perf_init_inst_block,
|
|
.deinit_inst_block = ga10b_perf_deinit_inst_block,
|
|
.membuf_reset_streaming = ga10b_perf_membuf_reset_streaming,
|
|
.get_membuf_pending_bytes = ga10b_perf_get_membuf_pending_bytes,
|
|
.set_membuf_handled_bytes = ga10b_perf_set_membuf_handled_bytes,
|
|
.get_membuf_overflow_status = ga10b_perf_get_membuf_overflow_status,
|
|
.get_pmmsys_per_chiplet_offset = ga10b_perf_get_pmmsys_per_chiplet_offset,
|
|
.get_pmmgpc_per_chiplet_offset = ga10b_perf_get_pmmgpc_per_chiplet_offset,
|
|
.get_pmmgpcrouter_per_chiplet_offset = ga10b_perf_get_pmmgpcrouter_per_chiplet_offset,
|
|
.get_pmmfbp_per_chiplet_offset = ga10b_perf_get_pmmfbp_per_chiplet_offset,
|
|
.get_pmmfbprouter_per_chiplet_offset = ga10b_perf_get_pmmfbprouter_per_chiplet_offset,
|
|
.update_get_put = ga10b_perf_update_get_put,
|
|
.get_hwpm_sys_perfmon_regs = ga10b_perf_get_hwpm_sys_perfmon_regs,
|
|
.get_hwpm_gpc_perfmon_regs = ga10b_perf_get_hwpm_gpc_perfmon_regs,
|
|
.get_hwpm_fbp_perfmon_regs = ga10b_perf_get_hwpm_fbp_perfmon_regs,
|
|
.get_hwpm_gpcrouter_perfmon_regs_base = gv11b_get_hwpm_gpcrouter_perfmon_regs_base,
|
|
.get_hwpm_fbprouter_perfmon_regs_base = gv11b_get_hwpm_fbprouter_perfmon_regs_base,
|
|
.set_pmm_register = gv11b_perf_set_pmm_register,
|
|
.get_num_hwpm_perfmon = ga10b_perf_get_num_hwpm_perfmon,
|
|
.init_hwpm_pmm_register = ga10b_perf_init_hwpm_pmm_register,
|
|
.reset_hwpm_pmm_registers = gv11b_perf_reset_hwpm_pmm_registers,
|
|
.pma_stream_enable = ga10b_perf_pma_stream_enable,
|
|
.disable_all_perfmons = ga10b_perf_disable_all_perfmons,
|
|
.wait_for_idle_pmm_routers = gv11b_perf_wait_for_idle_pmm_routers,
|
|
.wait_for_idle_pma = ga10b_perf_wait_for_idle_pma,
|
|
.enable_hs_streaming = ga10b_perf_enable_hs_streaming,
|
|
.reset_hs_streaming_credits = ga10b_perf_reset_hs_streaming_credits,
|
|
.enable_pmasys_legacy_mode = ga10b_perf_enable_pmasys_legacy_mode,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
static const struct gops_perfbuf ga10b_ops_perfbuf = {
|
|
.perfbuf_enable = nvgpu_perfbuf_enable_locked,
|
|
.perfbuf_disable = nvgpu_perfbuf_disable_locked,
|
|
.init_inst_block = nvgpu_perfbuf_init_inst_block,
|
|
.deinit_inst_block = nvgpu_perfbuf_deinit_inst_block,
|
|
.update_get_put = nvgpu_perfbuf_update_get_put,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
static const struct gops_pm_reservation ga10b_ops_pm_reservation = {
|
|
.acquire = nvgpu_pm_reservation_acquire,
|
|
.release = nvgpu_pm_reservation_release,
|
|
.release_all_per_vmid = nvgpu_pm_reservation_release_all_per_vmid,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
static const struct gops_profiler ga10b_ops_profiler = {
|
|
.bind_hwpm = nvgpu_profiler_bind_hwpm,
|
|
.unbind_hwpm = nvgpu_profiler_unbind_hwpm,
|
|
.bind_hwpm_streamout = nvgpu_profiler_bind_hwpm_streamout,
|
|
.unbind_hwpm_streamout = nvgpu_profiler_unbind_hwpm_streamout,
|
|
.bind_smpc = nvgpu_profiler_bind_smpc,
|
|
.unbind_smpc = nvgpu_profiler_unbind_smpc,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_bus ga10b_ops_bus = {
|
|
.init_hw = ga10b_bus_init_hw,
|
|
.isr = ga10b_bus_isr,
|
|
.bar1_bind = gm20b_bus_bar1_bind,
|
|
.bar2_bind = gp10b_bus_bar2_bind,
|
|
.configure_debug_bus = NULL,
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
.set_bar0_window = gk20a_bus_set_bar0_window,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_ptimer ga10b_ops_ptimer = {
|
|
.isr = ga10b_ptimer_isr,
|
|
#ifdef CONFIG_NVGPU_IOCTL_NON_FUSA
|
|
.read_ptimer = gk20a_read_ptimer,
|
|
.get_timestamps_zipper = nvgpu_get_timestamps_zipper,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
.config_gr_tick_freq = gp10b_ptimer_config_gr_tick_freq,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
.get_timer_reg_offsets = gv11b_ptimer_get_timer_reg_offsets,
|
|
#endif
|
|
|
|
};
|
|
|
|
#if defined(CONFIG_NVGPU_CYCLESTATS)
|
|
static const struct gops_css ga10b_ops_css = {
|
|
.enable_snapshot = nvgpu_css_enable_snapshot,
|
|
.disable_snapshot = nvgpu_css_disable_snapshot,
|
|
.check_data_available = nvgpu_css_check_data_available,
|
|
.set_handled_snapshots = nvgpu_css_set_handled_snapshots,
|
|
.allocate_perfmon_ids = nvgpu_css_allocate_perfmon_ids,
|
|
.release_perfmon_ids = nvgpu_css_release_perfmon_ids,
|
|
.get_overflow_status = nvgpu_css_get_overflow_status,
|
|
.get_pending_snapshots = nvgpu_css_get_pending_snapshots,
|
|
.get_max_buffer_size = nvgpu_css_get_max_buffer_size,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_falcon ga10b_ops_falcon = {
|
|
.falcon_sw_init = nvgpu_falcon_sw_init,
|
|
.falcon_sw_free = nvgpu_falcon_sw_free,
|
|
.reset = gk20a_falcon_reset,
|
|
.is_falcon_cpu_halted = ga10b_falcon_is_cpu_halted,
|
|
.is_falcon_idle = ga10b_is_falcon_idle,
|
|
.is_falcon_scrubbing_done = ga10b_is_falcon_scrubbing_done,
|
|
.get_mem_size = gk20a_falcon_get_mem_size,
|
|
.get_ports_count = gk20a_falcon_get_ports_count,
|
|
.copy_to_dmem = gk20a_falcon_copy_to_dmem,
|
|
.copy_to_imem = gk20a_falcon_copy_to_imem,
|
|
.dmemc_blk_mask = ga10b_falcon_dmemc_blk_mask,
|
|
.imemc_blk_field = ga10b_falcon_imemc_blk_field,
|
|
.bootstrap = ga10b_falcon_bootstrap,
|
|
.dump_brom_stats = ga10b_falcon_dump_brom_stats,
|
|
.get_brom_retcode = ga10b_falcon_get_brom_retcode,
|
|
.is_priv_lockdown = ga10b_falcon_is_priv_lockdown,
|
|
.check_brom_passed = ga10b_falcon_check_brom_passed,
|
|
.check_brom_failed = ga10b_falcon_check_brom_failed,
|
|
.set_bcr = ga10b_falcon_set_bcr,
|
|
.brom_config = ga10b_falcon_brom_config,
|
|
.mailbox_read = gk20a_falcon_mailbox_read,
|
|
.mailbox_write = gk20a_falcon_mailbox_write,
|
|
.set_irq = gk20a_falcon_set_irq,
|
|
#ifdef CONFIG_NVGPU_FALCON_DEBUG
|
|
.dump_falcon_stats = ga10b_falcon_dump_stats,
|
|
#endif
|
|
#if defined(CONFIG_NVGPU_FALCON_DEBUG) || defined(CONFIG_NVGPU_FALCON_NON_FUSA)
|
|
.copy_from_dmem = gk20a_falcon_copy_from_dmem,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_FALCON_NON_FUSA
|
|
.clear_halt_interrupt_status = gk20a_falcon_clear_halt_interrupt_status,
|
|
.copy_from_imem = gk20a_falcon_copy_from_imem,
|
|
.get_falcon_ctls = gk20a_falcon_get_ctls,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_priv_ring ga10b_ops_priv_ring = {
|
|
.enable_priv_ring = gm20b_priv_ring_enable,
|
|
.isr = gp10b_priv_ring_isr,
|
|
.isr_handle_0 = ga10b_priv_ring_isr_handle_0,
|
|
.isr_handle_1 = ga10b_priv_ring_isr_handle_1,
|
|
.decode_error_code = ga10b_priv_ring_decode_error_code,
|
|
.enum_ltc = ga10b_priv_ring_enum_ltc,
|
|
.get_gpc_count = gm20b_priv_ring_get_gpc_count,
|
|
.get_fbp_count = gm20b_priv_ring_get_fbp_count,
|
|
#ifdef CONFIG_NVGPU_MIG
|
|
.config_gr_remap_window = ga10b_priv_ring_config_gr_remap_window,
|
|
.config_gpc_rs_map = ga10b_priv_ring_config_gpc_rs_map,
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
.read_pri_fence = ga10b_priv_ring_read_pri_fence,
|
|
#endif
|
|
};
|
|
|
|
static const struct gops_fuse ga10b_ops_fuse = {
|
|
.check_priv_security = ga10b_fuse_check_priv_security,
|
|
.is_opt_ecc_enable = ga10b_fuse_is_opt_ecc_enable,
|
|
.is_opt_feature_override_disable = ga10b_fuse_is_opt_feature_override_disable,
|
|
.fuse_status_opt_fbio = ga10b_fuse_status_opt_fbio,
|
|
.fuse_status_opt_fbp = ga10b_fuse_status_opt_fbp,
|
|
.fuse_status_opt_l2_fbp = ga10b_fuse_status_opt_l2_fbp,
|
|
.fuse_status_opt_tpc_gpc = ga10b_fuse_status_opt_tpc_gpc,
|
|
.fuse_status_opt_pes_gpc = ga10b_fuse_status_opt_pes_gpc,
|
|
.fuse_status_opt_rop_gpc = ga10b_fuse_status_opt_rop_gpc,
|
|
.fuse_ctrl_opt_tpc_gpc = ga10b_fuse_ctrl_opt_tpc_gpc,
|
|
.fuse_opt_sec_debug_en = ga10b_fuse_opt_sec_debug_en,
|
|
.fuse_opt_priv_sec_en = ga10b_fuse_opt_priv_sec_en,
|
|
.fuse_opt_sm_ttu_en = ga10b_fuse_opt_sm_ttu_en,
|
|
.opt_sec_source_isolation_en =
|
|
ga10b_fuse_opt_secure_source_isolation_en,
|
|
.read_vin_cal_fuse_rev = NULL,
|
|
.read_vin_cal_slope_intercept_fuse = NULL,
|
|
.read_vin_cal_gain_offset_fuse = NULL,
|
|
.read_gcplex_config_fuse = ga10b_fuse_read_gcplex_config_fuse,
|
|
.fuse_status_opt_gpc = ga10b_fuse_status_opt_gpc,
|
|
#if defined(CONFIG_NVGPU_HAL_NON_FUSA)
|
|
.write_feature_override_ecc = ga10b_fuse_write_feature_override_ecc,
|
|
.write_feature_override_ecc_1 = ga10b_fuse_write_feature_override_ecc_1,
|
|
#endif
|
|
.read_feature_override_ecc = ga10b_fuse_read_feature_override_ecc,
|
|
.read_per_device_identifier = ga10b_fuse_read_per_device_identifier,
|
|
.fetch_falcon_fuse_settings = ga10b_fetch_falcon_fuse_settings,
|
|
};
|
|
|
|
static const struct gops_top ga10b_ops_top = {
|
|
.device_info_parse_enum = NULL,
|
|
.device_info_parse_data = NULL,
|
|
.parse_next_device = ga10b_top_parse_next_dev,
|
|
.get_max_gpc_count = gm20b_top_get_max_gpc_count,
|
|
.get_max_tpc_per_gpc_count = gm20b_top_get_max_tpc_per_gpc_count,
|
|
.get_max_fbps_count = gm20b_top_get_max_fbps_count,
|
|
.get_max_ltc_per_fbp = gm20b_top_get_max_ltc_per_fbp,
|
|
.get_max_lts_per_ltc = gm20b_top_get_max_lts_per_ltc,
|
|
.get_num_ltcs = gm20b_top_get_num_ltcs,
|
|
.get_num_lce = gv11b_top_get_num_lce,
|
|
.get_max_rop_per_gpc = ga10b_top_get_max_rop_per_gpc,
|
|
.get_max_pes_per_gpc = gv11b_top_get_max_pes_per_gpc,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_STATIC_POWERGATE
|
|
static const struct gops_tpc_pg ga10b_ops_tpc_pg = {
|
|
/*
|
|
* HALs for static-pg will be updated
|
|
* for pre-silicon platform during HAL init.
|
|
* For silicon, static-pg feature related settings
|
|
* will be taken care by BPMP.
|
|
* Silicon: assigining the HALs to NULL.
|
|
* Pre-Silicon: To-do JIRA-NVGPU-7112
|
|
* to add these HALs
|
|
*/
|
|
.init_tpc_pg = NULL,
|
|
.tpc_pg = NULL,
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_grmgr ga10b_ops_grmgr = {
|
|
#ifdef CONFIG_NVGPU_MIG
|
|
.init_gr_manager = ga10b_grmgr_init_gr_manager,
|
|
.remove_gr_manager = ga10b_grmgr_remove_gr_manager,
|
|
.get_max_sys_pipes = ga10b_grmgr_get_max_sys_pipes,
|
|
.get_mig_config_ptr = ga10b_grmgr_get_mig_config_ptr,
|
|
.get_allowed_swizzid_size = ga10b_grmgr_get_allowed_swizzid_size,
|
|
.get_gpc_instance_gpcgrp_id = ga10b_grmgr_get_gpc_instance_gpcgrp_id,
|
|
.get_mig_gpu_instance_config = ga10b_grmgr_get_mig_gpu_instance_config,
|
|
.get_gpcgrp_count = ga10b_grmgr_get_gpcgrp_count,
|
|
#else
|
|
.init_gr_manager = nvgpu_init_gr_manager,
|
|
#endif
|
|
.load_timestamp_prod = ga10b_grmgr_load_smc_arb_timestamp_prod,
|
|
.discover_gpc_ids = ga10b_grmgr_discover_gpc_ids,
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
static const struct gops_mssnvlink ga10b_ops_mssnvlink = {
|
|
.get_links = ga10b_mssnvlink_get_links,
|
|
.init_soc_credits = ga10b_mssnvlink_init_soc_credits
|
|
};
|
|
#endif
|
|
|
|
static const struct gops_cic_mon ga10b_ops_cic_mon = {
|
|
#ifdef CONFIG_NVGPU_FSI_ERR_INJECTION
|
|
.reg_errinj_cb = nvgpu_cic_mon_reg_errinj_cb,
|
|
.dereg_errinj_cb = nvgpu_cic_mon_dereg_errinj_cb,
|
|
#endif
|
|
.init = ga10b_cic_mon_init,
|
|
.report_err = nvgpu_cic_mon_report_err_safety_services
|
|
};
|
|
|
|
int ga10b_init_hal(struct gk20a *g)
|
|
{
|
|
struct gpu_ops *gops = &g->ops;
|
|
|
|
gops->acr = ga10b_ops_acr;
|
|
gops->func = ga10b_ops_func;
|
|
#ifdef CONFIG_NVGPU_DGPU
|
|
gops->bios = ga10b_ops_bios;
|
|
#endif /* CONFIG_NVGPU_DGPU */
|
|
gops->ecc = ga10b_ops_ecc;
|
|
gops->ltc = ga10b_ops_ltc;
|
|
gops->ltc.intr = ga10b_ops_ltc_intr;
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
gops->cbc = ga10b_ops_cbc;
|
|
#endif
|
|
gops->ce = ga10b_ops_ce;
|
|
gops->gr = ga10b_ops_gr;
|
|
gops->gr.ecc = ga10b_ops_gr_ecc;
|
|
gops->gr.ctxsw_prog = ga10b_ops_gr_ctxsw_prog;
|
|
gops->gr.config = ga10b_ops_gr_config;
|
|
#ifdef CONFIG_NVGPU_FECS_TRACE
|
|
gops->gr.fecs_trace = ga10b_ops_gr_fecs_trace;
|
|
#endif /* CONFIG_NVGPU_FECS_TRACE */
|
|
gops->gr.setup = ga10b_ops_gr_setup;
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
gops->gr.zbc = ga10b_ops_gr_zbc;
|
|
gops->gr.zcull = ga10b_ops_gr_zcull;
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
gops->gr.hwpm_map = ga10b_ops_gr_hwpm_map;
|
|
#endif
|
|
gops->gr.init = ga10b_ops_gr_init;
|
|
gops->gr.intr = ga10b_ops_gr_intr;
|
|
gops->gr.falcon = ga10b_ops_gr_falcon;
|
|
gops->gpu_class = ga10b_ops_gpu_class;
|
|
gops->fb = ga10b_ops_fb;
|
|
gops->fb.ecc = ga10b_ops_fb_ecc;
|
|
gops->fb.intr = ga10b_ops_fb_intr;
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
gops->fb.vab = ga10b_ops_fb_vab;
|
|
#endif
|
|
gops->cg = ga10b_ops_cg;
|
|
gops->fifo = ga10b_ops_fifo;
|
|
gops->engine = ga10b_ops_engine;
|
|
gops->pbdma = ga10b_ops_pbdma;
|
|
gops->sync = ga10b_ops_sync;
|
|
#ifdef CONFIG_TEGRA_GK20A_NVHOST
|
|
gops->sync.syncpt = ga10b_ops_sync_syncpt;
|
|
#endif /* CONFIG_TEGRA_GK20A_NVHOST */
|
|
#ifdef CONFIG_NVGPU_SW_SEMAPHORE
|
|
gops->sync.sema = ga10b_ops_sync_sema;
|
|
#endif
|
|
gops->engine_status = ga10b_ops_engine_status;
|
|
gops->pbdma_status = ga10b_ops_pbdma_status;
|
|
gops->ramfc = ga10b_ops_ramfc;
|
|
gops->ramin = ga10b_ops_ramin;
|
|
gops->runlist = ga10b_ops_runlist;
|
|
gops->userd = ga10b_ops_userd;
|
|
gops->channel = ga10b_ops_channel;
|
|
gops->tsg = ga10b_ops_tsg;
|
|
gops->usermode = ga10b_ops_usermode;
|
|
gops->netlist = ga10b_ops_netlist;
|
|
gops->mm = ga10b_ops_mm;
|
|
gops->mm.mmu_fault = ga10b_ops_mm_mmu_fault;
|
|
gops->mm.cache = ga10b_ops_mm_cache;
|
|
gops->mm.gmmu = ga10b_ops_mm_gmmu;
|
|
gops->therm = ga10b_ops_therm;
|
|
gops->pmu = ga10b_ops_pmu;
|
|
#ifdef CONFIG_NVGPU_CLK_ARB
|
|
gops->clk_arb = ga10b_ops_clk_arb;
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
gops->regops = ga10b_ops_regops;
|
|
#endif
|
|
gops->mc = ga10b_ops_mc;
|
|
gops->debug = ga10b_ops_debug;
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
gops->debugger = ga10b_ops_debugger;
|
|
gops->perf = ga10b_ops_perf;
|
|
gops->perfbuf = ga10b_ops_perfbuf;
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
gops->pm_reservation = ga10b_ops_pm_reservation;
|
|
gops->profiler = ga10b_ops_profiler;
|
|
#endif
|
|
gops->bus = ga10b_ops_bus;
|
|
gops->ptimer = ga10b_ops_ptimer;
|
|
#if defined(CONFIG_NVGPU_CYCLESTATS)
|
|
gops->css = ga10b_ops_css;
|
|
#endif
|
|
gops->falcon = ga10b_ops_falcon;
|
|
gops->gsp = ga10b_ops_gsp;
|
|
gops->priv_ring = ga10b_ops_priv_ring;
|
|
gops->fuse = ga10b_ops_fuse;
|
|
gops->top = ga10b_ops_top;
|
|
#ifdef CONFIG_NVGPU_STATIC_POWERGATE
|
|
gops->tpc_pg = ga10b_ops_tpc_pg;
|
|
#endif
|
|
gops->grmgr = ga10b_ops_grmgr;
|
|
gops->cic_mon = ga10b_ops_cic_mon;
|
|
gops->chip_init_gpu_characteristics = ga10b_init_gpu_characteristics;
|
|
gops->get_litter_value = ga10b_get_litter_value;
|
|
gops->semaphore_wakeup = nvgpu_channel_semaphore_wakeup;
|
|
|
|
if (nvgpu_is_enabled(g, NVGPU_IS_FMODEL)){
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_2969956, true);
|
|
}
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_200601972, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_200391931, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_200677649, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_3154076, true);
|
|
|
|
/*
|
|
* NVGPU_ERRATA_3288192 is only applicable for auto platforms which are
|
|
* always virtualized, hence disable this errata on non-virtualized
|
|
* platforms.
|
|
*/
|
|
if (nvgpu_is_hypervisor_mode(g)) {
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_3288192, true);
|
|
} else {
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_3288192, false);
|
|
}
|
|
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_SYNCPT_INVALID_ID_0, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_2557724, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_3524791, true);
|
|
nvgpu_set_errata(g, NVGPU_ERRATA_200075440, true);
|
|
|
|
nvgpu_set_enabled(g, NVGPU_GR_USE_DMA_FOR_FW_BOOTSTRAP, false);
|
|
|
|
if ((gops->fuse.fuse_opt_sm_ttu_en(g) != 0U) ||
|
|
nvgpu_is_enabled(g, NVGPU_IS_FMODEL)) {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SM_TTU, true);
|
|
}
|
|
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_ROP_IN_GPC, true);
|
|
|
|
/* Read fuses to check if gpu needs to boot in secure/non-secure mode */
|
|
if (gops->fuse.check_priv_security(g) != 0) {
|
|
/* Do not boot gpu */
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* priv security dependent ops */
|
|
if (nvgpu_is_enabled(g, NVGPU_SEC_PRIVSECURITY)) {
|
|
gops->gr.falcon.load_ctxsw_ucode =
|
|
nvgpu_gr_falcon_load_secure_ctxsw_ucode;
|
|
} else {
|
|
#ifdef CONFIG_NVGPU_LS_PMU
|
|
/* non-secure boot */
|
|
gops->pmu.setup_apertures =
|
|
gm20b_pmu_ns_setup_apertures;
|
|
#endif
|
|
}
|
|
|
|
#ifdef CONFIG_NVGPU_FECS_TRACE
|
|
nvgpu_set_enabled(g, NVGPU_FECS_TRACE_VA, true);
|
|
nvgpu_set_enabled(g, NVGPU_FECS_TRACE_FEATURE_CONTROL, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_FECS_CTXSW_TRACE, true);
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PROFILER_V2_DEVICE, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PROFILER_V2_CONTEXT, false);
|
|
#endif
|
|
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_MULTIPLE_WPR, false);
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_ZBC_STENCIL, true);
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_GFXP
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PREEMPTION_GFXP, true);
|
|
#endif
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PLATFORM_ATOMIC, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SET_CTX_MMU_DEBUG_MODE, true);
|
|
#ifdef CONFIG_NVGPU_PROFILER
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_VAB_ENABLED, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SMPC_GLOBAL_MODE, true);
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
nvgpu_set_enabled(g, NVGPU_L2_MAX_WAYS_EVICT_LAST_ENABLED, true);
|
|
nvgpu_set_enabled(g, NVGPU_SCHED_EXIT_WAIT_FOR_ERRBAR_SUPPORTED, true);
|
|
#endif
|
|
|
|
if (g->ops.pmu.is_pmu_supported(g)) {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PMU_RTOS_FBQ, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PMU_SUPER_SURFACE, true);
|
|
}
|
|
|
|
#ifdef CONFIG_NVGPU_GSP_SCHEDULER
|
|
/*
|
|
* enable gsp scheduler
|
|
*/
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_GSP_SCHED, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_GSP_STEST, true);
|
|
#endif
|
|
|
|
/*
|
|
* enable GSP VM for gsp scheduler firmware
|
|
*/
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_GSP_VM, true);
|
|
|
|
/*
|
|
* ga10b bypasses the IOMMU since it uses a special nvlink path to
|
|
* memory.
|
|
*/
|
|
nvgpu_set_enabled(g, NVGPU_MM_BYPASSES_IOMMU, true);
|
|
|
|
/*
|
|
* ecc scrub init can get called before
|
|
* ga10b_init_gpu_characteristics call.
|
|
*/
|
|
g->ops.gr.ecc.detect(g);
|
|
|
|
#ifndef CONFIG_NVGPU_BUILD_CONFIGURATION_IS_SAFETY
|
|
/*
|
|
* To achieve permanent fault coverage, the CTAs launched by each kernel
|
|
* in the mission and redundant contexts must execute on different
|
|
* hardware resources. This feature proposes modifications in the
|
|
* software to modify the virtual SM id to TPC mapping across the
|
|
* mission and redundant contexts.
|
|
*
|
|
* The virtual SM identifier to TPC mapping is done by the nvgpu
|
|
* when setting up the golden context. Once the table with this mapping
|
|
* is initialized, it is used by all subsequent contexts that are
|
|
* created. The proposal is for setting up the virtual SM identifier
|
|
* to TPC mapping on a per-context basis and initializing this
|
|
* virtual SM identifier to TPC mapping differently for the mission and
|
|
* redundant contexts.
|
|
*
|
|
* The recommendation for the redundant setting is to offset the
|
|
* assignment by 1 (TPC). This will ensure both GPC and TPC diversity.
|
|
* The SM and Quadrant diversity will happen naturally.
|
|
*
|
|
* For kernels with few CTAs, the diversity is guaranteed to be 100%.
|
|
* In case of completely random CTA allocation, e.g. large number of
|
|
* CTAs in the waiting queue, the diversity is 1 - 1/#SM,
|
|
* or 87.5% for GV11B.
|
|
*/
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_SM_DIVERSITY, true);
|
|
g->max_sm_diversity_config_count =
|
|
NVGPU_MAX_SM_DIVERSITY_CONFIG_COUNT;
|
|
#else
|
|
g->max_sm_diversity_config_count =
|
|
NVGPU_DEFAULT_SM_DIVERSITY_CONFIG_COUNT;
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_COMPRESSION
|
|
if (nvgpu_platform_is_silicon(g)) {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_COMPRESSION, true);
|
|
} else {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_COMPRESSION, false);
|
|
}
|
|
|
|
if (nvgpu_is_enabled(g, NVGPU_SUPPORT_COMPRESSION)) {
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_POST_L2_COMPRESSION, true);
|
|
} else {
|
|
gops->cbc.init = NULL;
|
|
gops->cbc.ctrl = NULL;
|
|
gops->cbc.alloc_comptags = NULL;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_CLK_ARB
|
|
/* Enable clock arbitration support for silicon */
|
|
if (nvgpu_platform_is_silicon(g)) {
|
|
nvgpu_set_enabled(g, NVGPU_CLK_ARB_ENABLED, true);
|
|
} else {
|
|
nvgpu_set_enabled(g, NVGPU_CLK_ARB_ENABLED, false);
|
|
gops->clk_arb.get_arbiter_clk_domains = NULL;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_SIM
|
|
/* SIM specific overrides for ga10b */
|
|
nvgpu_init_sim_support_ga10b(g);
|
|
#endif
|
|
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
gops->mssnvlink = ga10b_ops_mssnvlink;
|
|
#endif
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_EMULATE_MODE, true);
|
|
nvgpu_set_enabled(g, NVGPU_SUPPORT_PES_FS, true);
|
|
g->name = "ga10b";
|
|
|
|
return 0;
|
|
}
|