mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
b2e3810514
NVS worker thread is changed to support manual mode exclusively with multi-domain round-robin scheduling. If control-fifo is enabled, NVS worker thread parses the ring buffer. Jira NVGPU-8619 Signed-off-by: Debarshi Dutta <ddutta@nvidia.com> Change-Id: Icc78e0749d5e4ebdb52f0c503ec303947011b163 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2757241 Reviewed-by: Vivek Kumar (SW-TEGRA) <vivekku@nvidia.com> Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
97 lines
3.6 KiB
C
97 lines
3.6 KiB
C
/*
|
|
* Copyright (c) 2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVS_CONTROL_INTERFACE_PARSER_H
|
|
#define NVS_CONTROL_INTERFACE_PARSER_H
|
|
|
|
#ifdef CONFIG_NVS_PRESENT
|
|
#include <nvs/nvs-control-interface.h>
|
|
#include <nvs/types-internal.h>
|
|
#else
|
|
#define NVS_DOMAIN_MESSAGE_MAX_PAYLOAD_SIZE 48
|
|
#endif
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
#define NVS_DOMAIN_MSG_TYPE_CTRL_SWITCH_DOMAIN_STATUS_FAIL 1
|
|
|
|
struct gk20a;
|
|
struct nvs_domain_message;
|
|
struct nvs_domain_msg_fifo_control;
|
|
struct nvs_domain_msg_fifo;
|
|
|
|
struct nvs_control_fifo_sender {
|
|
struct gk20a *g;
|
|
/* pointer to the message queues */
|
|
struct nvs_domain_message *fifo;
|
|
/* pointer to the control interface */
|
|
struct nvs_domain_msg_fifo_control *control_interface;
|
|
/* internal buffer storage */
|
|
u8 internal_buffer[NVS_DOMAIN_MESSAGE_MAX_PAYLOAD_SIZE];
|
|
/* Below fields maintain local copies */
|
|
u32 put_index;
|
|
u32 num_revolutions;
|
|
u64 num_queue_entries;
|
|
u64 num_dropped_messages;
|
|
};
|
|
|
|
struct nvs_control_fifo_receiver {
|
|
struct gk20a *g;
|
|
/* pointer to the message queues */
|
|
struct nvs_domain_message *fifo;
|
|
/* pointer to the control interface */
|
|
struct nvs_domain_msg_fifo_control *control_interface;
|
|
/* internal buffer storage */
|
|
u8 internal_buffer[NVS_DOMAIN_MESSAGE_MAX_PAYLOAD_SIZE];
|
|
/* Below fields maintain local copies */
|
|
u32 msg_type;
|
|
u32 msg_sequence;
|
|
u64 msg_timestamp_ns;
|
|
|
|
u32 get_index;
|
|
u64 num_queue_entries;
|
|
};
|
|
|
|
void nvs_control_fifo_sender_write_message(struct nvs_control_fifo_sender *const sender,
|
|
u32 const msg_number, u32 const msg_sequence_tag,
|
|
u64 const msg_timestamp_ns);
|
|
void nvs_control_fifo_sender_out_of_space(struct nvs_control_fifo_sender *const sender);
|
|
int nvs_control_fifo_sender_can_write(struct nvs_control_fifo_sender * const sender);
|
|
struct nvs_control_fifo_sender *nvs_control_fifo_sender_initialize(
|
|
struct gk20a *g, struct nvs_domain_msg_fifo *fifo, u64 buffer_size_bytes);
|
|
|
|
void nvs_control_fifo_read_message(struct nvs_control_fifo_receiver *const receiver);
|
|
int nvs_control_fifo_receiver_can_read(struct nvs_control_fifo_receiver *const receiver);
|
|
struct nvs_control_fifo_receiver *nvs_control_fifo_receiver_initialize(
|
|
struct gk20a *g, struct nvs_domain_msg_fifo *const fifo,
|
|
u64 buffer_size_bytes);
|
|
|
|
void nvs_control_fifo_receiver_exit(struct gk20a *g,
|
|
struct nvs_control_fifo_receiver *const receiver);
|
|
void nvs_control_fifo_sender_exit(struct gk20a *g,
|
|
struct nvs_control_fifo_sender *const sender);
|
|
void nvs_control_fifo_enable_flow_control(struct nvs_domain_msg_fifo_control *control_interface,
|
|
u32 get_index);
|
|
void nvs_control_fifo_disable_flow_control(struct nvs_domain_msg_fifo_control *control_interface);
|
|
|
|
#endif
|