mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
f8f6b29884
Follow steps below to config active TPC number: echo 1 > /sys/devices/platform/host1x/gpu.0/force_idle echo 0x1/0x2/0x3 > /sys/devices/platform/host1x/gpu.0/tpc_fs_mask echo 0 > /sys/devices/platform/host1x/gpu.0/force_idle where, 0x1 : disable TPC1 0x2 : disable TPC0 0x3 : both TPCs active Also, add API set_gpc_tpc_mask to update the TPCs and call this API after update to sysfs "tpc_fs_mask" Once fuses are updated for new TPC settings, we need to reconfigure GR and golden_image. Hence disable gr->sw_ready and golden_image_initialized flags. Also, initialize gr->tpc_count = 0 each time in gr_gk20a_init_gr_config(), otherwise it goes on adding tpc count Bug 1513685 Change-Id: Ib50bafef08664262f8426ac0d6cbad74b32c5909 Signed-off-by: Kevin Huang <kevinh@nvidia.com> Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: http://git-master/r/552606 Reviewed-by: Sachin Nikam <snikam@nvidia.com>
47 lines
1.4 KiB
C
47 lines
1.4 KiB
C
/*
|
|
* GM20B GPC MMU
|
|
*
|
|
* Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef _NVHOST_GM20B_GR_MMU_H
|
|
#define _NVHOST_GM20B_GR_MMU_H
|
|
struct gk20a;
|
|
|
|
enum {
|
|
MAXWELL_B = 0xB197,
|
|
MAXWELL_COMPUTE_B = 0xB1C0,
|
|
KEPLER_INLINE_TO_MEMORY_B= 0xA140,
|
|
MAXWELL_DMA_COPY_A = 0xB0B5,
|
|
MAXWELL_CHANNEL_GPFIFO_A= 0xB06F,
|
|
};
|
|
|
|
#define tegra_clk_writel(value, offset) \
|
|
writel(value, IO_ADDRESS(0x60006000 + offset))
|
|
|
|
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0 0x48
|
|
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_ALL_VISIBLE BIT(28)
|
|
|
|
#define FUSE_FUSEBYPASS_0 0x24
|
|
#define FUSE_WRITE_ACCESS_SW_0 0x30
|
|
#define FUSE_OPT_GPU_TPC0_DISABLE_0 0x30C
|
|
#define FUSE_OPT_GPU_TPC1_DISABLE_0 0x33C
|
|
|
|
#define NVB197_SET_ALPHA_CIRCULAR_BUFFER_SIZE 0x02dc
|
|
#define NVB197_SET_CIRCULAR_BUFFER_SIZE 0x1280
|
|
#define NVB197_SET_SHADER_EXCEPTIONS 0x1528
|
|
#define NVB1C0_SET_SHADER_EXCEPTIONS 0x1528
|
|
|
|
#define NVA297_SET_SHADER_EXCEPTIONS_ENABLE_FALSE 0
|
|
void gm20b_init_gr(struct gpu_ops *gops);
|
|
#endif
|