mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
a66d9cfde5
All code that is common across OSes resides under nvgpu common path. Follow the same for vgpu. Jira GVSCI-334 Change-Id: Ie1c6f4611ee2d799efaa43c62d6d96ef2fe982a5 Signed-off-by: Aparna Das <aparnad@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2011757 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
61 lines
2.4 KiB
C
61 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_FECS_TRACE_VGPU_H
|
|
#define NVGPU_FECS_TRACE_VGPU_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
struct vm_area_struct;
|
|
struct nvgpu_gpu_ctxsw_trace_filter;
|
|
struct tegra_hv_ivm_cookie;
|
|
struct nvgpu_gpu_ctxsw_trace_entry;
|
|
struct nvgpu_ctxsw_ring_header_internal;
|
|
|
|
struct vgpu_fecs_trace {
|
|
struct tegra_hv_ivm_cookie *cookie;
|
|
struct nvgpu_ctxsw_ring_header_internal *header;
|
|
struct nvgpu_gpu_ctxsw_trace_entry *entries;
|
|
int num_entries;
|
|
bool enabled;
|
|
void *buf;
|
|
};
|
|
|
|
void vgpu_fecs_trace_data_update(struct gk20a *g);
|
|
int vgpu_fecs_trace_init(struct gk20a *g);
|
|
int vgpu_fecs_trace_deinit(struct gk20a *g);
|
|
int vgpu_fecs_trace_enable(struct gk20a *g);
|
|
int vgpu_fecs_trace_disable(struct gk20a *g);
|
|
bool vgpu_fecs_trace_is_enabled(struct gk20a *g);
|
|
int vgpu_fecs_trace_poll(struct gk20a *g);
|
|
int vgpu_alloc_user_buffer(struct gk20a *g, void **buf, size_t *size);
|
|
int vgpu_free_user_buffer(struct gk20a *g);
|
|
int vgpu_mmap_user_buffer(struct gk20a *g, struct vm_area_struct *vma);
|
|
int vgpu_fecs_trace_max_entries(struct gk20a *g,
|
|
struct nvgpu_gpu_ctxsw_trace_filter *filter);
|
|
int vgpu_fecs_trace_set_filter(struct gk20a *g,
|
|
struct nvgpu_gpu_ctxsw_trace_filter *filter);
|
|
struct tegra_hv_ivm_cookie *vgpu_fecs_trace_get_ivm(struct gk20a *g);
|
|
|
|
#endif /* NVGPU_FECS_TRACE_VGPU_H */
|