mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
5d37a9e489
As sim is non-safe unit compile it out. Also removed FMODEL related nvgpu changes and unit tests from the safety build. JIRA NVGPU-3527 Change-Id: I22c83e195a09f9150fb6f5a3afff91df2ea075b9 Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2139455 Reviewed-by: Deepak Nibade <dnibade@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Raghuram Kothakota <rkothakota@nvidia.com> Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
90 lines
2.7 KiB
C
90 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/types.h>
|
|
#include <nvgpu/timers.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "bios_sw_gv100.h"
|
|
#include "bios_sw_tu104.h"
|
|
|
|
#define NV_DEVINIT_VERIFY_TIMEOUT_MS 1000U
|
|
#define NV_DEVINIT_VERIFY_TIMEOUT_DELAY_US 10U
|
|
|
|
#define NV_PGC6_AON_SECURE_SCRATCH_GROUP_05_0_GFW_BOOT_PROGRESS_MASK \
|
|
0xFFU
|
|
#define NV_PGC6_AON_SECURE_SCRATCH_GROUP_05_0_GFW_BOOT_PROGRESS_COMPLETED \
|
|
0xFFU
|
|
|
|
int tu104_bios_verify_devinit(struct gk20a *g)
|
|
{
|
|
struct nvgpu_timeout timeout;
|
|
u32 val;
|
|
u32 aon_secure_scratch_reg;
|
|
int err;
|
|
|
|
err = nvgpu_timeout_init(g, &timeout, NV_DEVINIT_VERIFY_TIMEOUT_MS,
|
|
NVGPU_TIMER_CPU_TIMER);
|
|
if (err != 0) {
|
|
return err;
|
|
}
|
|
|
|
do {
|
|
aon_secure_scratch_reg = g->ops.bios.get_aon_secure_scratch_reg(g, 0);
|
|
val = nvgpu_readl(g, aon_secure_scratch_reg);
|
|
val &= NV_PGC6_AON_SECURE_SCRATCH_GROUP_05_0_GFW_BOOT_PROGRESS_MASK;
|
|
|
|
if (val == NV_PGC6_AON_SECURE_SCRATCH_GROUP_05_0_GFW_BOOT_PROGRESS_COMPLETED) {
|
|
nvgpu_log_info(g, "devinit complete");
|
|
return 0;
|
|
}
|
|
|
|
nvgpu_udelay(NV_DEVINIT_VERIFY_TIMEOUT_DELAY_US);
|
|
} while (nvgpu_timeout_expired(&timeout) == 0);
|
|
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
int tu104_bios_init(struct gk20a *g)
|
|
{
|
|
#ifdef CONFIG_NVGPU_SIM
|
|
if (nvgpu_is_enabled(g, NVGPU_IS_FMODEL)) {
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
return gv100_bios_init(g);
|
|
}
|
|
|
|
void nvgpu_tu104_bios_sw_init(struct gk20a *g,
|
|
struct nvgpu_bios *bios)
|
|
{
|
|
bios->init = tu104_bios_init;
|
|
bios->preos_wait_for_halt = NULL;
|
|
bios->preos_reload_check = NULL;
|
|
bios->preos_bios = NULL;
|
|
bios->devinit_bios = NULL;
|
|
bios->verify_devinit = tu104_bios_verify_devinit;
|
|
}
|
|
|