mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
e0a1fcf5f5
Add a new Central Interrupt Controller(CIC) unit in common code.
The interrupt handling is done in a distributed manner currently.
The error handling policy for different errors resides in each unit's
ISR code. The goal is to converge this data under one central place -
the CIC unit.
This patch creates framework for CIC unit and moves the gv11b QNX
safety LUT to CIC unit. All the error reporting APIs from different
units are also moved to CIC.
New APIs are exposed by CIC unit to access its internal data like:
1. Struct err_desc - the static err handling /injection data per
error id
2. Num_hw_modules - the number of error reporting HW units
supported by CIC
Init and deinit of CIC unit:
1. CIC unit should be initialized earlyon during boot so that it
is available for any interrupt handling.
2. Initialize CIC just before the interrupts are enabled during
boot.
3. Similarly, CIC is disabled late during deinit cycle; right
after the interrupts are masked.
LUT:
1. LUT is currently used only for reporting error to safety
services in gv11b QNX safety build.
2. This error handling policy LUT currently has only two levels
of handing - correctable and quiecse.
3. Once, the error handling policy decision is moved from leaf
unit nodes to CIC, LUT will be updated to have additional levels
like fast recovery and full recovery.
4. Also, then a separate LUT will be added for each platform/build.
5. In current framework, the LUT is set to NULL for all
configurations except gv11b.
report_err() ops is added to report error to safety services.
This ops is only effective for gv11b qnx build; and set to NULL for
other configurations.
NVGPU-6521
NVGPU-6523
NVGPU-6750
NVGPU-6758
NVGPU-6760
NVGPU-6754
Change-Id: I24be7836a96d787741e37b732e19863ed8014635
Signed-off-by: Tejal Kudav <tkudav@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2518683
Reviewed-by: Ajesh K V <akv@nvidia.com>
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: Deepak Nibade <dnibade@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
GVS: Gerrit_Virtual_Submit
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
127 lines
4.2 KiB
C
127 lines
4.2 KiB
C
/*
|
|
* Copyright (c) 2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/nvgpu_err_info.h>
|
|
#include <nvgpu/string.h>
|
|
|
|
#include "cic_priv.h"
|
|
|
|
void nvgpu_init_err_msg_header(struct gpu_err_header *header)
|
|
{
|
|
header->version.major = (u16)1U;
|
|
header->version.minor = (u16)0U;
|
|
header->sub_err_type = 0U;
|
|
header->sub_unit_id = 0UL;
|
|
header->address = 0UL;
|
|
header->timestamp_ns = 0UL;
|
|
}
|
|
|
|
void nvgpu_init_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
(void) memset(msg, 0, sizeof(struct nvgpu_err_msg));
|
|
msg->hw_unit_id = 0U;
|
|
msg->is_critical = false;
|
|
msg->err_id = (u8)0U;
|
|
msg->err_size = (u8)0U;
|
|
}
|
|
|
|
void nvgpu_init_host_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.host_info.header);
|
|
}
|
|
|
|
void nvgpu_init_ecc_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.ecc_info.header);
|
|
msg->err_info.ecc_info.err_cnt = 0UL;
|
|
}
|
|
|
|
void nvgpu_init_pri_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.pri_info.header);
|
|
}
|
|
|
|
void nvgpu_init_ce_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.ce_info.header);
|
|
}
|
|
|
|
void nvgpu_init_pmu_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.pmu_err_info.header);
|
|
msg->err_info.pmu_err_info.status = 0U;
|
|
}
|
|
|
|
void nvgpu_init_gr_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.gr_info.header);
|
|
msg->err_info.gr_info.curr_ctx = 0U;
|
|
msg->err_info.gr_info.chid = 0U;
|
|
msg->err_info.gr_info.tsgid = 0U;
|
|
msg->err_info.gr_info.status = 0U;
|
|
}
|
|
|
|
void nvgpu_init_ctxsw_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.ctxsw_info.header);
|
|
msg->err_info.ctxsw_info.curr_ctx = 0U;
|
|
msg->err_info.ctxsw_info.tsgid = 0U;
|
|
msg->err_info.ctxsw_info.chid = 0U;
|
|
msg->err_info.ctxsw_info.ctxsw_status0 = 0U;
|
|
msg->err_info.ctxsw_info.ctxsw_status1 = 0U;
|
|
msg->err_info.ctxsw_info.mailbox_value = 0U;
|
|
}
|
|
|
|
void nvgpu_init_mmu_err_msg(struct nvgpu_err_msg *msg)
|
|
{
|
|
nvgpu_init_err_msg(msg);
|
|
nvgpu_init_err_msg_header(&msg->err_info.mmu_info.header);
|
|
msg->err_info.mmu_info.info.inst_ptr = 0UL;
|
|
msg->err_info.mmu_info.info.inst_aperture = 0U;
|
|
msg->err_info.mmu_info.info.fault_addr = 0UL;
|
|
msg->err_info.mmu_info.info.fault_addr_aperture = 0U;
|
|
msg->err_info.mmu_info.info.timestamp_lo = 0U;
|
|
msg->err_info.mmu_info.info.timestamp_hi = 0U;
|
|
msg->err_info.mmu_info.info.mmu_engine_id = 0U;
|
|
msg->err_info.mmu_info.info.gpc_id = 0U;
|
|
msg->err_info.mmu_info.info.client_type = 0U;
|
|
msg->err_info.mmu_info.info.client_id = 0U;
|
|
msg->err_info.mmu_info.info.fault_type = 0U;
|
|
msg->err_info.mmu_info.info.access_type = 0U;
|
|
msg->err_info.mmu_info.info.protected_mode = 0U;
|
|
msg->err_info.mmu_info.info.replayable_fault = false;
|
|
msg->err_info.mmu_info.info.replay_fault_en = 0U;
|
|
msg->err_info.mmu_info.info.valid = false;
|
|
msg->err_info.mmu_info.info.faulted_pbdma = 0U;
|
|
msg->err_info.mmu_info.info.faulted_engine = 0U;
|
|
msg->err_info.mmu_info.info.faulted_subid = 0U;
|
|
msg->err_info.mmu_info.info.chid = 0U;
|
|
msg->err_info.mmu_info.status = 0U;
|
|
}
|