mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
c649ca9fd6
Move sm_info and nvgpu_gr_config struts to a private header and add APIs to access member fields. JIRA NVGPU-3060 Change-Id: I90f44333f19cb8cb939c0a0f90d9a03f6c036080 Signed-off-by: Nitin Kumbhar <nkumbhar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2091563 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
74 lines
1.9 KiB
C
74 lines
1.9 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GR_CONFIG_PRIV_H
|
|
#define NVGPU_GR_CONFIG_PRIV_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
#define GK20A_GR_MAX_PES_PER_GPC 3U
|
|
|
|
struct gk20a;
|
|
|
|
struct sm_info {
|
|
u32 gpc_index;
|
|
u32 tpc_index;
|
|
u32 sm_index;
|
|
u32 global_tpc_index;
|
|
};
|
|
|
|
struct nvgpu_gr_config {
|
|
struct gk20a *g;
|
|
|
|
u32 max_gpc_count;
|
|
u32 max_tpc_per_gpc_count;
|
|
u32 max_zcull_per_gpc_count;
|
|
u32 max_tpc_count;
|
|
|
|
u32 gpc_count;
|
|
u32 tpc_count;
|
|
u32 ppc_count;
|
|
u32 zcb_count;
|
|
|
|
u32 pe_count_per_gpc;
|
|
u32 sm_count_per_tpc;
|
|
|
|
u32 *gpc_ppc_count;
|
|
u32 *gpc_tpc_count;
|
|
u32 *gpc_zcb_count;
|
|
u32 *pes_tpc_count[GK20A_GR_MAX_PES_PER_GPC];
|
|
|
|
u32 gpc_mask;
|
|
u32 *gpc_tpc_mask;
|
|
u32 *pes_tpc_mask[GK20A_GR_MAX_PES_PER_GPC];
|
|
u32 *gpc_skip_mask;
|
|
|
|
u8 *map_tiles;
|
|
u32 map_tile_count;
|
|
u32 map_row_offset;
|
|
|
|
u32 no_of_sm;
|
|
struct sm_info *sm_to_cluster;
|
|
};
|
|
|
|
#endif /* NVGPU_GR_CONFIG_PRIV_H */
|