mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
576ada1c55
Move the boardobj from common to pmu. This boardobj belongs to pmu unit so keeping inside pmu. Jira NVGPU-3215 Change-Id: I7ffe1f16bda71f2c0243476324c171b58d585dee Signed-off-by: Abdul Salam <absalam@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2110247 GVS: Gerrit_Virtual_Submit Reviewed-by: Ramesh Mylavarapu <rmylavarapu@nvidia.com> Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
86 lines
2.7 KiB
C
86 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/boardobjgrp_e32.h>
|
|
|
|
static int boardobjgrp_pmu_hdr_data_init_e32(struct gk20a *g,
|
|
struct boardobjgrp *pboardobjgrp,
|
|
struct nv_pmu_boardobjgrp_super *pboardobjgrppmu,
|
|
struct boardobjgrpmask *mask)
|
|
{
|
|
struct nv_pmu_boardobjgrp_e32 *pgrpe32 =
|
|
(struct nv_pmu_boardobjgrp_e32 *)(void *)pboardobjgrppmu;
|
|
int status;
|
|
|
|
nvgpu_log_info(g, " ");
|
|
|
|
if (pboardobjgrp == NULL) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (pboardobjgrppmu == NULL) {
|
|
return -EINVAL;
|
|
}
|
|
status = nvgpu_boardobjgrpmask_export(mask,
|
|
mask->bitcount,
|
|
&pgrpe32->obj_mask.super);
|
|
if (status != 0) {
|
|
nvgpu_err(g, "e32 init:failed export grpmask");
|
|
return status;
|
|
}
|
|
|
|
return nvgpu_boardobjgrp_pmu_hdr_data_init_super(g,
|
|
pboardobjgrp, pboardobjgrppmu, mask);
|
|
}
|
|
|
|
int nvgpu_boardobjgrp_construct_e32(struct gk20a *g,
|
|
struct boardobjgrp_e32 *pboardobjgrp_e32)
|
|
{
|
|
int status;
|
|
u8 objslots;
|
|
|
|
nvgpu_log_info(g, " ");
|
|
objslots = 32;
|
|
|
|
status = boardobjgrpmask_e32_init(&pboardobjgrp_e32->mask, NULL);
|
|
if (status != 0) {
|
|
goto nvgpu_boardobjgrpconstruct_e32_exit;
|
|
}
|
|
|
|
pboardobjgrp_e32->super.type = CTRL_BOARDOBJGRP_TYPE_E32;
|
|
pboardobjgrp_e32->super.ppobjects = pboardobjgrp_e32->objects;
|
|
pboardobjgrp_e32->super.objslots = objslots;
|
|
pboardobjgrp_e32->super.mask = &(pboardobjgrp_e32->mask.super);
|
|
|
|
status = nvgpu_boardobjgrp_construct_super(g, &pboardobjgrp_e32->super);
|
|
if (status != 0) {
|
|
goto nvgpu_boardobjgrpconstruct_e32_exit;
|
|
}
|
|
|
|
pboardobjgrp_e32->super.pmuhdrdatainit =
|
|
boardobjgrp_pmu_hdr_data_init_e32;
|
|
|
|
nvgpu_boardobjgrpconstruct_e32_exit:
|
|
return status;
|
|
}
|
|
|