mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
e81a36e56a
It's preparing to add bellow CFLAGS:
-Werror -Wall -Wextra \
-Wmissing-braces -Wpointer-arith -Wundef \
-Wconversion -Wsign-conversion \
-Wformat-security \
-Wmissing-declarations -Wredundant-decls -Wimplicit-fallthrough
Jira GVSCI-11640
Signed-off-by: Richard Zhao <rizhao@nvidia.com>
Change-Id: Ia16ef186da1e97badff9dd0bf8cbd6700dd77b15
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2555057
Reviewed-by: Shashank Singh <shashsingh@nvidia.com>
Reviewed-by: Aparna Das <aparnad@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
GVS: Gerrit_Virtual_Submit
111 lines
3.5 KiB
C
111 lines
3.5 KiB
C
/*
|
|
* Copyright (c) 2015-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/log.h>
|
|
#include <nvgpu/log2.h>
|
|
#include <nvgpu/nvgpu_mem.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/channel.h>
|
|
#include <nvgpu/fifo.h>
|
|
|
|
#include "hal/fifo/ramfc_gk20a.h"
|
|
#include "hal/fifo/ramfc_gp10b.h"
|
|
|
|
#include <nvgpu/hw/gp10b/hw_ram_gp10b.h>
|
|
|
|
int gp10b_ramfc_setup(struct nvgpu_channel *ch, u64 gpfifo_base,
|
|
u32 gpfifo_entries, u64 pbdma_acquire_timeout, u32 flags)
|
|
{
|
|
struct gk20a *g = ch->g;
|
|
struct nvgpu_mem *mem = &ch->inst_block;
|
|
|
|
(void)flags;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
nvgpu_memset(g, mem, 0, 0, ram_fc_size_val_v());
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_gp_base_w(),
|
|
g->ops.pbdma.get_gp_base(gpfifo_base));
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_gp_base_hi_w(),
|
|
g->ops.pbdma.get_gp_base_hi(gpfifo_base, gpfifo_entries));
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_signature_w(),
|
|
ch->g->ops.pbdma.get_signature(ch->g));
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_formats_w(),
|
|
g->ops.pbdma.get_fc_formats());
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_pb_header_w(),
|
|
g->ops.pbdma.get_fc_pb_header());
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_subdevice_w(),
|
|
g->ops.pbdma.get_fc_subdevice());
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_target_w(),
|
|
g->ops.pbdma.get_fc_target(NULL));
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_acquire_w(),
|
|
g->ops.pbdma.acquire_val(pbdma_acquire_timeout));
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_runlist_timeslice_w(),
|
|
g->ops.pbdma.get_fc_runlist_timeslice());
|
|
|
|
nvgpu_mem_wr32(g, mem, ram_fc_chid_w(), ram_fc_chid_id_f(ch->chid));
|
|
|
|
if (ch->is_privileged_channel) {
|
|
/* Set privilege level for channel */
|
|
nvgpu_mem_wr32(g, mem, ram_fc_config_w(),
|
|
g->ops.pbdma.get_config_auth_level_privileged());
|
|
|
|
/* Enable HCE priv mode for phys mode transfer */
|
|
nvgpu_mem_wr32(g, mem, ram_fc_hce_ctrl_w(),
|
|
g->ops.pbdma.get_ctrl_hce_priv_mode_yes());
|
|
}
|
|
|
|
return g->ops.ramfc.commit_userd(ch);
|
|
}
|
|
|
|
u32 gp10b_ramfc_get_syncpt(struct nvgpu_channel *ch)
|
|
{
|
|
struct gk20a *g = ch->g;
|
|
u32 v, syncpt;
|
|
|
|
v = nvgpu_mem_rd32(g, &ch->inst_block, ram_fc_allowed_syncpoints_w());
|
|
syncpt = g->ops.pbdma.allowed_syncpoints_0_index_v(v);
|
|
|
|
return syncpt;
|
|
}
|
|
|
|
void gp10b_ramfc_set_syncpt(struct nvgpu_channel *ch, u32 syncpt)
|
|
{
|
|
struct gk20a *g = ch->g;
|
|
u32 v = g->ops.pbdma.allowed_syncpoints_0_valid_f() |
|
|
g->ops.pbdma.allowed_syncpoints_0_index_f(syncpt);
|
|
|
|
nvgpu_log_info(g, "Channel %d, syncpt id %d\n", ch->chid, syncpt);
|
|
|
|
nvgpu_mem_wr32(g, &ch->inst_block, ram_fc_allowed_syncpoints_w(), v);
|
|
}
|