mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
2ebc0bdf98
Add broadcast to unicast expansion for NV_PLTCG_LTCS_MISC_LTC_PM and PMM*_[GPC|FBP]SROUTER broadcast registers for non-resident regops. Bug: 3442801 Change-Id: I88dcf00f4f6e910f0342d3968970070e0248a786 Signed-off-by: atanand <atanand@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2704951 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
60 lines
2.3 KiB
C
60 lines
2.3 KiB
C
/*
|
|
* GM20B L2
|
|
*
|
|
* Copyright (c) 2014-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_LTC_GM20B
|
|
#define NVGPU_LTC_GM20B
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
|
|
void gm20b_flush_ltc(struct gk20a *g);
|
|
#ifdef CONFIG_NVGPU_FALCON_NON_FUSA
|
|
u64 gm20b_determine_L2_size_bytes(struct gk20a *g);
|
|
void gm20b_ltc_set_enabled(struct gk20a *g, bool enabled);
|
|
void gm20b_ltc_init_fs_state(struct gk20a *g);
|
|
#endif
|
|
#ifdef CONFIG_NVGPU_GRAPHICS
|
|
void gm20b_ltc_set_zbc_color_entry(struct gk20a *g,
|
|
u32 *color_l2,
|
|
u32 index);
|
|
void gm20b_ltc_set_zbc_depth_entry(struct gk20a *g,
|
|
u32 depth_val,
|
|
u32 index);
|
|
#endif /* CONFIG_NVGPU_GRAPHICS */
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
bool gm20b_ltc_pri_is_ltc_addr(struct gk20a *g, u32 addr);
|
|
bool gm20b_ltc_is_pltcg_ltcs_addr(struct gk20a *g, u32 addr);
|
|
bool gm20b_ltc_is_ltcs_ltss_addr(struct gk20a *g, u32 addr);
|
|
bool gm20b_ltc_is_ltcn_ltss_addr(struct gk20a *g, u32 addr);
|
|
void gm20b_ltc_split_lts_broadcast_addr(struct gk20a *g, u32 addr,
|
|
u32 *priv_addr_table,
|
|
u32 *priv_addr_table_index);
|
|
void gm20b_ltc_split_ltc_broadcast_addr(struct gk20a *g, u32 addr,
|
|
u32 *priv_addr_table,
|
|
u32 *priv_addr_table_index);
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
|
|
#endif
|