mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
fbf219d8ba
-Renamed ACR structs for FUSA, ACR FUSA code has struct names ending with _v1 & ACR non-FUSA with _v0, removed _v1 for FUSA code to keep struct without any versioning for doxygen. -Renamed acr_blob_construct_v1.c/h to acr_blob_construct.c/h JIRA NVGPU-2516 Change-Id: Id2d5e48e8169ce59371c2b08d04c5a65ba94c685 Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2218265 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
117 lines
3.7 KiB
C
117 lines
3.7 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef ACR_FALCON_BL_H
|
|
#define ACR_FALCON_BL_H
|
|
|
|
#include <nvgpu/flcnif_cmn.h>
|
|
|
|
/* Falcon BL interfaces */
|
|
/*
|
|
* Structure used by the boot-loader to load the rest of the code. This has
|
|
* to be filled by NVGPU and copied into DMEM at offset provided in the
|
|
* hsflcn_bl_desc.bl_desc_dmem_load_off.
|
|
*/
|
|
struct flcn_bl_dmem_desc_v0 {
|
|
u32 reserved[4]; /*Should be the first element..*/
|
|
u32 signature[4]; /*Should be the first element..*/
|
|
u32 ctx_dma;
|
|
u32 code_dma_base;
|
|
u32 non_sec_code_off;
|
|
u32 non_sec_code_size;
|
|
u32 sec_code_off;
|
|
u32 sec_code_size;
|
|
u32 code_entry_point;
|
|
u32 data_dma_base;
|
|
u32 data_size;
|
|
u32 code_dma_base1;
|
|
u32 data_dma_base1;
|
|
};
|
|
|
|
struct flcn_bl_dmem_desc {
|
|
u32 reserved[4]; /*Should be the first element..*/
|
|
u32 signature[4]; /*Should be the first element..*/
|
|
u32 ctx_dma;
|
|
struct falc_u64 code_dma_base;
|
|
u32 non_sec_code_off;
|
|
u32 non_sec_code_size;
|
|
u32 sec_code_off;
|
|
u32 sec_code_size;
|
|
u32 code_entry_point;
|
|
struct falc_u64 data_dma_base;
|
|
u32 data_size;
|
|
u32 argc;
|
|
u32 argv;
|
|
};
|
|
|
|
/* HS Falcon BL interfaces */
|
|
/*
|
|
* The header used by NVGPU to figure out code and data sections of bootloader
|
|
*
|
|
* bl_code_off - Offset of code section in the image
|
|
* bl_code_size - Size of code section in the image
|
|
* bl_data_off - Offset of data section in the image
|
|
* bl_data_size - Size of data section in the image
|
|
*/
|
|
struct flcn_bl_img_hdr {
|
|
u32 bl_code_off;
|
|
u32 bl_code_size;
|
|
u32 bl_data_off;
|
|
u32 bl_data_size;
|
|
};
|
|
|
|
/*
|
|
* The descriptor used by NVGPU to figure out the requirements of bootloader
|
|
*
|
|
* bl_start_tag - Starting tag of bootloader
|
|
* bl_desc_dmem_load_off - Dmem offset where _def_rm_flcn_bl_dmem_desc
|
|
* to be loaded
|
|
* bl_img_hdr - Description of the image
|
|
*/
|
|
struct hsflcn_bl_desc {
|
|
u32 bl_start_tag;
|
|
u32 bl_desc_dmem_load_off;
|
|
struct flcn_bl_img_hdr bl_img_hdr;
|
|
};
|
|
|
|
/*
|
|
* Legacy structure used by the current PMU bootloader.
|
|
*/
|
|
struct loader_config {
|
|
u32 dma_idx;
|
|
u32 code_dma_base; /* upper 32-bits of 40-bit dma address */
|
|
u32 code_size_total;
|
|
u32 code_size_to_load;
|
|
u32 code_entry_point;
|
|
u32 data_dma_base; /* upper 32-bits of 40-bit dma address */
|
|
u32 data_size; /* initialized data of the application */
|
|
u32 overlay_dma_base; /* upper 32-bits of the 40-bit dma address */
|
|
u32 argc;
|
|
u32 argv;
|
|
u16 code_dma_base1; /* upper 7 bits of 47-bit dma address */
|
|
u16 data_dma_base1; /* upper 7 bits of 47-bit dma address */
|
|
u16 overlay_dma_base1; /* upper 7 bits of the 47-bit dma address */
|
|
};
|
|
|
|
|
|
#endif /* ACR_FALCON_BL_H */
|