mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
6daa0636d1
Rework regops execution API to accomodate below updates for new profiler design - gops.regops.exec_regops() should accept TSG pointer instead of channel pointer. - Remove individual boolean parameters and add one flag field. Below new flags are added to this API : NVGPU_REG_OP_FLAG_MODE_ALL_OR_NONE NVGPU_REG_OP_FLAG_MODE_CONTINUE_ON_ERROR NVGPU_REG_OP_FLAG_ALL_PASSED NVGPU_REG_OP_FLAG_DIRECT_OPS Update other APIs, e.g. gr_gk20a_exec_ctx_ops() and validate_reg_ops() as per new API changes. Add new API gk20a_is_tsg_ctx_resident() to check context residency from TSG pointer. Convert gr_gk20a_ctx_patch_smpc() to a HAL gops.gr.ctx_patch_smpc(). Set this HAL only for gm20b since it is not required for later chips. Also, remove subcontext code from this function since gm20b does not support subcontext. Remove stale comment about missing vGPU support in exec_regops_gk20a() Bug 2510974 Jira NVGPU-5360 Change-Id: I3c25c34277b5ca88484da1e20d459118f15da102 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2389733 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
118 lines
3.3 KiB
C
118 lines
3.3 KiB
C
/*
|
|
* Copyright (c) 2015-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/vgpu/vgpu_ivc.h>
|
|
#include <nvgpu/vgpu/tegra_vgpu.h>
|
|
#include <nvgpu/vgpu/vgpu.h>
|
|
#include <nvgpu/debugger.h>
|
|
#include <nvgpu/profiler.h>
|
|
#include <nvgpu/bug.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/channel.h>
|
|
#include <nvgpu/string.h>
|
|
#include <nvgpu/regops.h>
|
|
|
|
#include "debugger_vgpu.h"
|
|
#include "common/vgpu/ivc/comm_vgpu.h"
|
|
|
|
int vgpu_exec_regops(struct gk20a *g,
|
|
struct nvgpu_tsg *tsg,
|
|
struct nvgpu_dbg_reg_op *ops,
|
|
u32 num_ops,
|
|
u32 *flags)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg;
|
|
struct tegra_vgpu_reg_ops_params *p = &msg.params.reg_ops;
|
|
void *oob;
|
|
size_t oob_size, ops_size;
|
|
void *handle = NULL;
|
|
int err = 0;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
BUG_ON(sizeof(*ops) != sizeof(struct tegra_vgpu_reg_op));
|
|
|
|
handle = vgpu_ivc_oob_get_ptr(vgpu_ivc_get_server_vmid(),
|
|
TEGRA_VGPU_QUEUE_CMD,
|
|
&oob, &oob_size);
|
|
if (!handle) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
ops_size = sizeof(*ops) * num_ops;
|
|
if (oob_size < ops_size) {
|
|
err = -ENOMEM;
|
|
goto fail;
|
|
}
|
|
|
|
nvgpu_memcpy((u8 *)oob, (u8 *)ops, ops_size);
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_REG_OPS;
|
|
msg.handle = vgpu_get_handle(g);
|
|
p->tsg_id = tsg ? tsg->tsgid : U32_MAX;
|
|
p->num_ops = num_ops;
|
|
p->flags = *flags;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
if (err == 0) {
|
|
nvgpu_memcpy((u8 *)ops, (u8 *)oob, ops_size);
|
|
}
|
|
*flags = p->flags;
|
|
|
|
fail:
|
|
vgpu_ivc_oob_put_ptr(handle);
|
|
return err;
|
|
}
|
|
|
|
int vgpu_dbg_set_powergate(struct dbg_session_gk20a *dbg_s,
|
|
bool disable_powergate)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg;
|
|
struct tegra_vgpu_set_powergate_params *p = &msg.params.set_powergate;
|
|
int err = 0;
|
|
u32 mode;
|
|
struct gk20a *g = dbg_s->g;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
/* Just return if requested mode is the same as the session's mode */
|
|
if (disable_powergate) {
|
|
if (dbg_s->is_pg_disabled) {
|
|
return 0;
|
|
}
|
|
dbg_s->is_pg_disabled = true;
|
|
mode = TEGRA_VGPU_POWERGATE_MODE_DISABLE;
|
|
} else {
|
|
if (!dbg_s->is_pg_disabled) {
|
|
return 0;
|
|
}
|
|
dbg_s->is_pg_disabled = false;
|
|
mode = TEGRA_VGPU_POWERGATE_MODE_ENABLE;
|
|
}
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_SET_POWERGATE;
|
|
msg.handle = vgpu_get_handle(dbg_s->g);
|
|
p->mode = mode;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
return err;
|
|
}
|