mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
93b168cc8c
Disable debug busses for safety system. Safety systems will have CONFIG_NVGPU_DEBUGGER disabled, so use this flag to do this configuration Jira NVGPU-3174 Change-Id: Ieb5b9c7d1e31a0d38bc6222e20bae33116c31d55 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2184395 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
39 lines
1.5 KiB
C
39 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/io.h>
|
|
|
|
#include "bus_gv11b.h"
|
|
|
|
#include <nvgpu/hw/gv11b/hw_bus_gv11b.h>
|
|
|
|
void gv11b_bus_configure_debug_bus(struct gk20a *g)
|
|
{
|
|
#if !defined(CONFIG_NVGPU_DEBUGGER)
|
|
nvgpu_writel(g, bus_debug_sel_0_r(), 0U);
|
|
nvgpu_writel(g, bus_debug_sel_1_r(), 0U);
|
|
nvgpu_writel(g, bus_debug_sel_2_r(), 0U);
|
|
nvgpu_writel(g, bus_debug_sel_3_r(), 0U);
|
|
#endif
|
|
}
|