mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
Current clk unit has multiple header files under pmuif folder. This has combination of public struct which is accessed outside the unit and private struct which is accessed within clk unit. This patch segregates them based on their accessibility. All private items are moved into ucode_clk_inf.h from pmuif which only clk can access. All public items are moved into include/clk.h which other units can access This will help in documentation of items for public items. NVGPU-4491 Change-Id: Iccb0571e05ecb3cb13363390bed8c7214409b543 Signed-off-by: Abdul Salam <absalam@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2292318 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
419 lines
12 KiB
C
419 lines
12 KiB
C
/*
|
|
* Copyright (c) 2016-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/bios.h>
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/boardobjgrp.h>
|
|
#include <nvgpu/boardobjgrp_e32.h>
|
|
#include <nvgpu/pmu/boardobjgrp_classes.h>
|
|
#include <nvgpu/string.h>
|
|
#include <nvgpu/pmu/clk/clk.h>
|
|
#include <nvgpu/pmu/perf.h>
|
|
|
|
#include "ucode_volt_inf.h"
|
|
#include "volt_policy.h"
|
|
|
|
static int volt_policy_pmu_data_init_super(struct gk20a *g,
|
|
struct boardobj *pboardobj, struct nv_pmu_boardobj *ppmudata)
|
|
{
|
|
return nvgpu_boardobj_pmu_data_init_super(g, pboardobj, ppmudata);
|
|
}
|
|
|
|
static int construct_volt_policy(struct gk20a *g,
|
|
struct boardobj **ppboardobj, size_t size, void *pArgs)
|
|
{
|
|
struct voltage_policy *pvolt_policy = NULL;
|
|
int status = 0;
|
|
|
|
status = nvgpu_boardobj_construct_super(g, ppboardobj, size, pArgs);
|
|
if (status != 0) {
|
|
return status;
|
|
}
|
|
|
|
pvolt_policy = (struct voltage_policy *)*ppboardobj;
|
|
|
|
pvolt_policy->super.pmudatainit = volt_policy_pmu_data_init_super;
|
|
|
|
return status;
|
|
}
|
|
|
|
static int construct_volt_policy_single_rail(struct gk20a *g,
|
|
struct boardobj **ppboardobj, size_t size, void *pArgs)
|
|
{
|
|
struct voltage_policy_single_rail *ptmp_policy =
|
|
(struct voltage_policy_single_rail *)pArgs;
|
|
struct voltage_policy_single_rail *pvolt_policy = NULL;
|
|
int status = 0;
|
|
|
|
status = construct_volt_policy(g, ppboardobj, size, pArgs);
|
|
if (status != 0) {
|
|
return status;
|
|
}
|
|
|
|
pvolt_policy = (struct voltage_policy_single_rail *)*ppboardobj;
|
|
|
|
pvolt_policy->rail_idx = ptmp_policy->rail_idx;
|
|
|
|
return status;
|
|
}
|
|
|
|
static int volt_policy_pmu_data_init_single_rail(struct gk20a *g,
|
|
struct boardobj *pboardobj, struct nv_pmu_boardobj *ppmudata)
|
|
{
|
|
int status = 0;
|
|
struct voltage_policy_single_rail *ppolicy;
|
|
struct nv_pmu_volt_volt_policy_sr_boardobj_set *pset;
|
|
|
|
status = volt_policy_pmu_data_init_super(g, pboardobj, ppmudata);
|
|
if (status != 0) {
|
|
goto done;
|
|
}
|
|
|
|
ppolicy = (struct voltage_policy_single_rail *)pboardobj;
|
|
pset = (struct nv_pmu_volt_volt_policy_sr_boardobj_set *)
|
|
ppmudata;
|
|
pset->rail_idx = ppolicy->rail_idx;
|
|
|
|
done:
|
|
return status;
|
|
}
|
|
|
|
static int volt_construct_volt_policy_single_rail(struct gk20a *g,
|
|
struct boardobj **ppboardobj, size_t size, void *pArgs)
|
|
{
|
|
struct boardobj *pboardobj = NULL;
|
|
int status = 0;
|
|
|
|
status = construct_volt_policy_single_rail(g, ppboardobj, size, pArgs);
|
|
if (status != 0x0) {
|
|
return status;
|
|
}
|
|
|
|
pboardobj = *ppboardobj;
|
|
pboardobj->pmudatainit = volt_policy_pmu_data_init_single_rail;
|
|
|
|
return status;
|
|
}
|
|
|
|
static int volt_policy_pmu_data_init_sr_multi_step(struct gk20a *g,
|
|
struct boardobj *pboardobj, struct nv_pmu_boardobj *ppmudata)
|
|
{
|
|
int status = 0;
|
|
struct voltage_policy_single_rail_multi_step *ppolicy;
|
|
struct nv_pmu_volt_volt_policy_sr_multi_step_boardobj_set *pset;
|
|
|
|
status = volt_policy_pmu_data_init_single_rail(g, pboardobj, ppmudata);
|
|
if (status != 0) {
|
|
goto done;
|
|
}
|
|
|
|
ppolicy = (struct voltage_policy_single_rail_multi_step *)pboardobj;
|
|
pset = (struct nv_pmu_volt_volt_policy_sr_multi_step_boardobj_set *)
|
|
ppmudata;
|
|
|
|
pset->ramp_up_step_size_uv = ppolicy->ramp_up_step_size_uv;
|
|
pset->ramp_down_step_size_uv = ppolicy->ramp_down_step_size_uv;
|
|
pset->inter_switch_delay_us = ppolicy->inter_switch_delay_us;
|
|
|
|
done:
|
|
return status;
|
|
}
|
|
|
|
static int volt_construct_volt_policy_single_rail_multi_step(struct gk20a *g,
|
|
struct boardobj **ppboardobj, size_t size, void *pargs)
|
|
{
|
|
struct boardobj *pboardobj = NULL;
|
|
struct voltage_policy_single_rail_multi_step *p_volt_policy = NULL;
|
|
struct voltage_policy_single_rail_multi_step *tmp_policy =
|
|
(struct voltage_policy_single_rail_multi_step *)pargs;
|
|
int status = 0;
|
|
|
|
status = construct_volt_policy_single_rail(g, ppboardobj, size, pargs);
|
|
if (status != 0) {
|
|
return status;
|
|
}
|
|
|
|
pboardobj = (*ppboardobj);
|
|
p_volt_policy = (struct voltage_policy_single_rail_multi_step *)
|
|
*ppboardobj;
|
|
|
|
pboardobj->pmudatainit = volt_policy_pmu_data_init_sr_multi_step;
|
|
|
|
p_volt_policy->ramp_up_step_size_uv =
|
|
tmp_policy->ramp_up_step_size_uv;
|
|
p_volt_policy->ramp_down_step_size_uv =
|
|
tmp_policy->ramp_down_step_size_uv;
|
|
p_volt_policy->inter_switch_delay_us =
|
|
tmp_policy->inter_switch_delay_us;
|
|
|
|
return status;
|
|
}
|
|
|
|
static struct voltage_policy *volt_volt_policy_construct(struct gk20a *g, void *pargs)
|
|
{
|
|
struct boardobj *pboard_obj = NULL;
|
|
int status = 0;
|
|
|
|
switch (BOARDOBJ_GET_TYPE(pargs)) {
|
|
case CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL_MULTI_STEP:
|
|
status = volt_construct_volt_policy_single_rail_multi_step(g,
|
|
&pboard_obj,
|
|
sizeof(struct voltage_policy_single_rail_multi_step),
|
|
pargs);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"Could not allocate memory for voltage_policy");
|
|
pboard_obj = NULL;
|
|
}
|
|
break;
|
|
case CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL:
|
|
status = volt_construct_volt_policy_single_rail(g,
|
|
&pboard_obj,
|
|
sizeof(struct voltage_policy_single_rail),
|
|
pargs);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"Could not allocate memory for voltage_policy");
|
|
pboard_obj = NULL;
|
|
}
|
|
break;
|
|
}
|
|
|
|
return (struct voltage_policy *)pboard_obj;
|
|
}
|
|
|
|
static u8 volt_policy_type_convert(u8 vbios_type)
|
|
{
|
|
switch (vbios_type) {
|
|
case NV_VBIOS_VOLTAGE_POLICY_1X_ENTRY_TYPE_SINGLE_RAIL:
|
|
return CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL;
|
|
case NV_VBIOS_VOLTAGE_POLICY_1X_ENTRY_TYPE_SINGLE_RAIL_MULTI_STEP:
|
|
return CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL_MULTI_STEP;
|
|
}
|
|
|
|
return CTRL_VOLT_POLICY_TYPE_INVALID;
|
|
}
|
|
|
|
static int volt_get_volt_policy_table(struct gk20a *g,
|
|
struct voltage_policy_metadata *pvolt_policy_metadata)
|
|
{
|
|
int status = 0;
|
|
u8 *voltage_policy_table_ptr = NULL;
|
|
struct voltage_policy *ppolicy = NULL;
|
|
struct vbios_voltage_policy_table_1x_header header = { 0 };
|
|
struct vbios_voltage_policy_table_1x_entry entry = { 0 };
|
|
u8 i;
|
|
u8 policy_type = 0;
|
|
u8 *entry_offset;
|
|
union policy_type {
|
|
struct boardobj board_obj;
|
|
struct voltage_policy volt_policy;
|
|
struct voltage_policy_single_rail_multi_step single_rail_ms;
|
|
struct voltage_policy_single_rail single_rail;
|
|
} policy_type_data;
|
|
|
|
voltage_policy_table_ptr =
|
|
(u8 *)nvgpu_bios_get_perf_table_ptrs(g,
|
|
nvgpu_bios_get_bit_token(g, NVGPU_BIOS_PERF_TOKEN),
|
|
VOLTAGE_POLICY_TABLE);
|
|
if (voltage_policy_table_ptr == NULL) {
|
|
status = -EINVAL;
|
|
goto done;
|
|
}
|
|
|
|
nvgpu_memcpy((u8 *)&header, voltage_policy_table_ptr,
|
|
sizeof(struct vbios_voltage_policy_table_1x_header));
|
|
|
|
/* Set Voltage Policy Table Index for Perf Core VF Sequence client. */
|
|
pvolt_policy_metadata->perf_core_vf_seq_policy_idx =
|
|
(u8)header.perf_core_vf_seq_policy_idx;
|
|
|
|
/* Read in the entries. */
|
|
for (i = 0; i < header.num_table_entries; i++) {
|
|
entry_offset = (voltage_policy_table_ptr + header.header_size +
|
|
i * header.table_entry_size);
|
|
|
|
nvgpu_memcpy((u8 *)&entry, entry_offset,
|
|
sizeof(struct vbios_voltage_policy_table_1x_entry));
|
|
|
|
(void) memset(&policy_type_data, 0x0,
|
|
sizeof(policy_type_data));
|
|
|
|
policy_type = volt_policy_type_convert((u8)entry.type);
|
|
|
|
switch (policy_type) {
|
|
case CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL_MULTI_STEP:
|
|
policy_type_data.single_rail_ms.inter_switch_delay_us =
|
|
BIOS_GET_FIELD(u16, entry.param1,
|
|
NV_VBIOS_VPT_ENTRY_PARAM1_SR_SETTLE_TIME_INTERMEDIATE);
|
|
policy_type_data.single_rail_ms.ramp_up_step_size_uv =
|
|
BIOS_GET_FIELD(u32, entry.param2,
|
|
NV_VBIOS_VPT_ENTRY_PARAM2_SR_RAMP_UP_STEP_SIZE_UV);
|
|
policy_type_data.single_rail_ms.ramp_down_step_size_uv =
|
|
BIOS_GET_FIELD(u32, entry.param3,
|
|
NV_VBIOS_VPT_ENTRY_PARAM3_SR_RAMP_DOWN_STEP_SIZE_UV);
|
|
break;
|
|
case CTRL_VOLT_POLICY_TYPE_SINGLE_RAIL:
|
|
policy_type_data.single_rail.rail_idx =
|
|
BIOS_GET_FIELD(u8, entry.param0,
|
|
NV_VBIOS_VPT_ENTRY_PARAM0_SINGLE_RAIL_VOLT_DOMAIN);
|
|
break;
|
|
}
|
|
|
|
policy_type_data.board_obj.type = policy_type;
|
|
|
|
ppolicy = volt_volt_policy_construct(g,
|
|
(void *)&policy_type_data);
|
|
if (ppolicy == NULL) {
|
|
nvgpu_err(g,
|
|
"Failure to construct VOLT_POLICY object.");
|
|
status = -EINVAL;
|
|
goto done;
|
|
}
|
|
|
|
status = boardobjgrp_objinsert(
|
|
&pvolt_policy_metadata->volt_policies.super,
|
|
(struct boardobj *)ppolicy, i);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"could not add volt_policy for entry %d into boardobjgrp ",
|
|
i);
|
|
goto done;
|
|
}
|
|
}
|
|
|
|
done:
|
|
return status;
|
|
}
|
|
static int _volt_policy_devgrp_pmudata_instget(struct gk20a *g,
|
|
struct nv_pmu_boardobjgrp *pmuboardobjgrp,
|
|
struct nv_pmu_boardobj **ppboardobjpmudata, u8 idx)
|
|
{
|
|
struct nv_pmu_volt_volt_policy_boardobj_grp_set *pgrp_set =
|
|
(struct nv_pmu_volt_volt_policy_boardobj_grp_set *)
|
|
pmuboardobjgrp;
|
|
|
|
nvgpu_log_info(g, " ");
|
|
|
|
/*check whether pmuboardobjgrp has a valid boardobj in index*/
|
|
if (((u32)BIT(idx) &
|
|
pgrp_set->hdr.data.super.obj_mask.super.data[0]) == 0U) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
*ppboardobjpmudata = (struct nv_pmu_boardobj *)
|
|
&pgrp_set->objects[idx].data.board_obj;
|
|
nvgpu_log_info(g, " Done");
|
|
return 0;
|
|
}
|
|
|
|
static int _volt_policy_grp_pmudatainit_super(struct gk20a *g,
|
|
struct boardobjgrp *pboardobjgrp,
|
|
struct nv_pmu_boardobjgrp_super *pboardobjgrppmu)
|
|
{
|
|
struct nv_pmu_volt_volt_policy_boardobjgrp_set_header *pset =
|
|
(struct nv_pmu_volt_volt_policy_boardobjgrp_set_header *)
|
|
pboardobjgrppmu;
|
|
struct voltage_policy_metadata *volt =
|
|
(struct voltage_policy_metadata *)pboardobjgrp;
|
|
int status = 0;
|
|
|
|
status = boardobjgrp_pmudatainit_e32(g, pboardobjgrp, pboardobjgrppmu);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"error updating pmu boardobjgrp for volt policy 0x%x",
|
|
status);
|
|
goto done;
|
|
}
|
|
pset->perf_core_vf_seq_policy_idx =
|
|
volt->perf_core_vf_seq_policy_idx;
|
|
|
|
done:
|
|
return status;
|
|
}
|
|
|
|
int volt_policy_pmu_setup(struct gk20a *g)
|
|
{
|
|
int status;
|
|
struct boardobjgrp *pboardobjgrp = NULL;
|
|
|
|
nvgpu_log_info(g, " ");
|
|
|
|
pboardobjgrp =
|
|
&g->pmu->volt->volt_policy_metadata.volt_policies.super;
|
|
|
|
if (!pboardobjgrp->bconstructed) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
status = pboardobjgrp->pmuinithandle(g, pboardobjgrp);
|
|
|
|
nvgpu_log_info(g, "Done");
|
|
return status;
|
|
}
|
|
|
|
int volt_policy_sw_setup(struct gk20a *g)
|
|
{
|
|
int status = 0;
|
|
struct boardobjgrp *pboardobjgrp = NULL;
|
|
|
|
nvgpu_log_info(g, " ");
|
|
|
|
status = nvgpu_boardobjgrp_construct_e32(g,
|
|
&g->pmu->volt->volt_policy_metadata.volt_policies);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"error creating boardobjgrp for volt rail, "
|
|
"status - 0x%x", status);
|
|
goto done;
|
|
}
|
|
|
|
pboardobjgrp =
|
|
&g->pmu->volt->volt_policy_metadata.volt_policies.super;
|
|
|
|
pboardobjgrp->pmudatainstget = _volt_policy_devgrp_pmudata_instget;
|
|
pboardobjgrp->pmudatainit = _volt_policy_grp_pmudatainit_super;
|
|
|
|
/* Obtain Voltage Rail Table from VBIOS */
|
|
status = volt_get_volt_policy_table(g, &g->pmu->volt->
|
|
volt_policy_metadata);
|
|
if (status != 0) {
|
|
goto done;
|
|
}
|
|
|
|
/* Populate data for the VOLT_RAIL PMU interface */
|
|
BOARDOBJGRP_PMU_CONSTRUCT(pboardobjgrp, VOLT, VOLT_POLICY);
|
|
|
|
status = BOARDOBJGRP_PMU_CMD_GRP_SET_CONSTRUCT(g, pboardobjgrp,
|
|
volt, VOLT, volt_policy, VOLT_POLICY);
|
|
if (status != 0) {
|
|
nvgpu_err(g,
|
|
"error constructing PMU_BOARDOBJ_CMD_GRP_SET interface - 0x%x",
|
|
status);
|
|
goto done;
|
|
}
|
|
|
|
done:
|
|
nvgpu_log_info(g, " done status %x", status);
|
|
return status;
|
|
}
|