mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
Currently, size of zbc index table is defined as a macro. This macro is independent of the number of address bits in the ltc zbc index register. Adding below hal will update zbc index table size as per number of address bits. Add hal to get gr_zbc_index_table_size: u32 (*zbc_table_size)(struct gk20a *g); ZBC index table address 0 is reserved. Logic to start zbc table index from 1 is moved to corresponding hals. JIRA NVGPU-4838 Change-Id: I700cadfdd1f3dc5f323055b8f44d769d6627920a Signed-off-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2288479 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>