mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
Added doxygen documentation for netlist public functions and data structures. Moved struct ctxsw_buf_offset_map_entry to correct location from netlist.h to gr/hwpm_map.h. JIRA NVGPU-3929 Change-Id: Ibefd89475bcf59d01cfad83a1e702e10d70a0de1 Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2216186 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
61 lines
2.0 KiB
C
61 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GR_HWPM_MAP_H
|
|
#define NVGPU_GR_HWPM_MAP_H
|
|
|
|
#ifdef CONFIG_NVGPU_DEBUGGER
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
struct ctxsw_buf_offset_map_entry;
|
|
struct nvgpu_gr_config;
|
|
|
|
struct ctxsw_buf_offset_map_entry {
|
|
u32 addr; /* Register address */
|
|
u32 offset; /* Offset in ctxt switch buffer */
|
|
};
|
|
|
|
struct nvgpu_gr_hwpm_map {
|
|
u32 pm_ctxsw_image_size;
|
|
|
|
u32 count;
|
|
struct ctxsw_buf_offset_map_entry *map;
|
|
|
|
bool init;
|
|
};
|
|
|
|
int nvgpu_gr_hwpm_map_init(struct gk20a *g, struct nvgpu_gr_hwpm_map **hwpm_map,
|
|
u32 size);
|
|
void nvgpu_gr_hwpm_map_deinit(struct gk20a *g,
|
|
struct nvgpu_gr_hwpm_map *hwpm_map);
|
|
|
|
u32 nvgpu_gr_hwpm_map_get_size(struct nvgpu_gr_hwpm_map *hwpm_map);
|
|
|
|
int nvgpu_gr_hwmp_map_find_priv_offset(struct gk20a *g,
|
|
struct nvgpu_gr_hwpm_map *hwpm_map,
|
|
u32 addr, u32 *priv_offset, struct nvgpu_gr_config *config);
|
|
|
|
#endif /* CONFIG_NVGPU_DEBUGGER */
|
|
#endif /* NVGPU_GR_HWPM_MAP_H */
|