mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
f00a98154e
Enable stall and non-stall interupts for gv11b. Support for replayable interrupts will be added later. Hub interrupts are not enabled and they will be enabled after non-replayabale fault handling is in place. JIRA GV11B-11 Change-Id: I99cc470dae9d02f92e9fb3cb49186dabfed78875 Signed-off-by: seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: http://git-master/r/1239337 Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
52 lines
1.6 KiB
C
52 lines
1.6 KiB
C
/*
|
|
* GV11B master
|
|
*
|
|
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gp10b/mc_gp10b.h"
|
|
#include "gv11b/mc_gv11b.h"
|
|
#include "hw_mc_gv11b.h"
|
|
|
|
static void mc_gv11b_intr_enable(struct gk20a *g)
|
|
{
|
|
u32 eng_intr_mask = gk20a_fifo_engine_interrupt_mask(g);
|
|
|
|
gk20a_writel(g, mc_intr_en_clear_r(NVGPU_MC_INTR_STALLING),
|
|
0xffffffff);
|
|
g->ops.mc.intr_mask_restore[NVGPU_MC_INTR_STALLING] =
|
|
mc_intr_pfifo_pending_f()
|
|
| eng_intr_mask;
|
|
gk20a_writel(g, mc_intr_en_set_r(NVGPU_MC_INTR_STALLING),
|
|
g->ops.mc.intr_mask_restore[NVGPU_MC_INTR_STALLING]);
|
|
|
|
gk20a_writel(g, mc_intr_en_clear_r(NVGPU_MC_INTR_NONSTALLING),
|
|
0xffffffff);
|
|
g->ops.mc.intr_mask_restore[NVGPU_MC_INTR_NONSTALLING] =
|
|
mc_intr_pfifo_pending_f()
|
|
| mc_intr_priv_ring_pending_f()
|
|
| mc_intr_ltc_pending_f()
|
|
| mc_intr_pbus_pending_f()
|
|
| eng_intr_mask;
|
|
gk20a_writel(g, mc_intr_en_set_r(NVGPU_MC_INTR_NONSTALLING),
|
|
g->ops.mc.intr_mask_restore[NVGPU_MC_INTR_NONSTALLING]);
|
|
}
|
|
|
|
void gv11b_init_mc(struct gpu_ops *gops)
|
|
{
|
|
gp10b_init_mc(gops);
|
|
gops->mc.intr_enable = mc_gv11b_intr_enable;
|
|
}
|