mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
9302b2efee
Separated gsp unit into three unit: - GSP unit which holds the core functionality of GSP RISCV core, bootstrap, interrupt, etc. - GSP Scheduler to hold the cmd/msg management, IPC, etc. - GSP Test to hold stress test ucode specific support. NVGPU-7492 Signed-off-by: Ramesh Mylavarapu <rmylavarapu@nvidia.com> Change-Id: I12340dc776d610502f28c8574843afc7481c0871 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2660619 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
50 lines
1.7 KiB
C
50 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef GSP_SCHEDULER_H
|
|
#define GSP_SCHEDULER_H
|
|
|
|
#define GSP_SCHED_DEBUG_BUFFER_QUEUE 3U
|
|
#define GSP_SCHED_DMESG_BUFFER_SIZE 0x1000U
|
|
|
|
#define GSP_QUEUE_NUM 2U
|
|
|
|
#define GSP_DBG_RISCV_FW_MANIFEST "sample-gsp.manifest.encrypt.bin.out.bin"
|
|
#define GSP_DBG_RISCV_FW_CODE "sample-gsp.text.encrypt.bin"
|
|
#define GSP_DBG_RISCV_FW_DATA "sample-gsp.data.encrypt.bin"
|
|
|
|
/* GSP descriptor's */
|
|
struct nvgpu_gsp_sched {
|
|
struct nvgpu_gsp *gsp;
|
|
|
|
struct gsp_sequences *sequences;
|
|
|
|
struct nvgpu_engine_mem_queue *queues[GSP_QUEUE_NUM];
|
|
|
|
u32 command_ack;
|
|
|
|
/* set to true once init received */
|
|
bool gsp_ready;
|
|
};
|
|
|
|
#endif /* GSP_SCHEDULER_H */
|