mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
db30ea3362
Nvgpu does not support nested interrupts and as a result priv/pbus interrupt do not reach cpu while other interrupts on intr_0 (stall) tree are being processed. This issue is not specific to priv/pbus but since pbus errors are critical, it is important to detect it early on. Below is the snippet from one of the failing logs where nvgpu is doing recovery to process gr interrupt. Right after GR engine is reset (PGRAPH of PMC_ENABLE), failing priv accesses should have triggered pbus interrupt but it does not reach cpu until gr interrupt is handled. Any interrupt that requires recovery will take longer to finish isr as recovery is done as part of isr. Also intr_0 (stall) interrupts are paused while stall interrupt is being processed. gm20b_gr_falcon_bind_instblk:147 [ERR] arbiter idle timeout, status: badf1020 gm20b_gr_falcon_wait_for_fecs_arb_idle:125 [ERR] arbiter idle timeout, fecs ctxsw status: 0xbadf1020 Fix to detect pbus intr while other stall interrupts are being processed is to move pbus intr enable/disable/clear/handle to nonstall (intr_1) tree. Configure pbus_intr_en_1 to route pbus to nostall tree. Priv interrupts cannot be moved to nonstall (intr_1) tree due to h/w not supporting this. In Turing, moving pbus intr to nonstall is not feasible as mc_intr(1) tree is deprecated. Add Turing specific stall intr handler hals with original logic to route pbus intr to mc_intr(0). JIRA NVGPU-25 Bug 200603566 Change-Id: I36fc376800802f20a0ea581b4f787bcc6c73ec7e Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2354192 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: automaticguardword <automaticguardword@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit
62 lines
2.4 KiB
C
62 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_MC_GP10B_H
|
|
#define NVGPU_MC_GP10B_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
#define MAX_MC_INTR_REGS 2U
|
|
#endif
|
|
|
|
struct gk20a;
|
|
enum nvgpu_unit;
|
|
enum nvgpu_fifo_engine;
|
|
|
|
void mc_gp10b_intr_mask(struct gk20a *g);
|
|
void mc_gp10b_intr_stall_unit_config(struct gk20a *g, u32 unit, bool enable);
|
|
void mc_gp10b_intr_nonstall_unit_config(struct gk20a *g, u32 unit, bool enable);
|
|
void mc_gp10b_isr_stall_secondary_1(struct gk20a *g, u32 mc_intr_0);
|
|
void mc_gp10b_isr_stall_secondary_0(struct gk20a *g, u32 mc_intr_0);
|
|
void mc_gp10b_isr_stall_engine(struct gk20a *g,
|
|
enum nvgpu_fifo_engine engine_enum, u32 engine_id);
|
|
void mc_gp10b_isr_stall(struct gk20a *g);
|
|
bool mc_gp10b_is_intr1_pending(struct gk20a *g,
|
|
enum nvgpu_unit unit, u32 mc_intr_1);
|
|
|
|
#ifdef CONFIG_NVGPU_NON_FUSA
|
|
void mc_gp10b_log_pending_intrs(struct gk20a *g);
|
|
#endif
|
|
u32 mc_gp10b_intr_stall(struct gk20a *g);
|
|
void mc_gp10b_intr_stall_pause(struct gk20a *g);
|
|
void mc_gp10b_intr_stall_resume(struct gk20a *g);
|
|
u32 mc_gp10b_intr_nonstall(struct gk20a *g);
|
|
void mc_gp10b_intr_nonstall_pause(struct gk20a *g);
|
|
void mc_gp10b_intr_nonstall_resume(struct gk20a *g);
|
|
|
|
/** @cond DOXYGEN_SHOULD_SKIP_THIS */
|
|
void mc_gp10b_ltc_isr(struct gk20a *g);
|
|
/** @endcond DOXYGEN_SHOULD_SKIP_THIS */
|
|
|
|
#endif /* NVGPU_MC_GP10B_H */
|